

Ryerson University
Department of Electrical and Computer Engineering
COE 818—Advanced Computer Architecture

Midterm Test

March 1, 2013

Name: _____ Student Number: _____

Time limit: 1 hour 50 min

Examiners: N. Mekhieh

Notes:

- a) Closed book.
 - b) No calculators.
 - c) Answer all questions **in the space provided.**
-

Q1-Assume the following C code :-

(total=15 marks)

```
for(i=0; i<=1000; i++) {  
    A[i] = B[i]*X + 1;  
}
```

- A- Convert the C code to MIPS Assembly code assume all variables are FP. (5 MARKS)

Loop: LD F1, 0(R1); B[i]
mult F2, F1, F3, B[i]
ADD F4, F2, #1;
~~ADD F4, 0(R2);~~
ADD R1, R1, #18
ADD R2, R2, #18
SUB R3, R4, R1
Bnz R3, Loop

each mistake -1

Name: _____

Section: _____

B-Find the memory bandwidth of the above MIPS code assuming A[i], B[i] and X are 64 bit FP (using MIPS I, R, J instructions). (5 marks)

Instructions	Data
LD Fi, o(121)	32 = 4B
MUL	4B
ADDi	4B
SD	4B
ADDi	4B
ADDi	4B
SUB	4B
BNZ	4B

C-Find if it is a good idea to implement a new instruction that could replace two instructions: Multiply and Increment by one instruction as:

MULTI F1, F2, F3; means $F1=F2*F3 + 1$

Use the above code and assume that the processor speed will be reduced to 80% of original speed when the new instruction is implemented. Assume each instruction takes 1 clock cycle. (5 marks)

$$\text{without new instruction} = 8 \cancel{\text{cycles}} \times 1000 \times 1 \\ = 8000 \text{ cycles}$$

$$\begin{aligned} \text{with new instruction} &= 7 * 1000 \times \frac{10}{8} \\ &= \underline{\underline{8.700}} \quad \text{slower} \end{aligned}$$

Q2- (total = 10 marks)

A- Find if the following accesses are aligned or not assuming R1=1000 :- (4 MARKS)

- LB R2, 11(R1); Load a byte

$$1011 \text{ mod } 1 = 0 \quad \text{aligned}$$

- LH R2, 17(R1); Load half word

$$1017 \text{ mod } 2 = 1 \quad \text{not aligned}$$

- LW R2, 18(R1); Load a word

$$1018 \text{ mod } 4 = 2 \quad \text{not aligned}$$

- LD F2, 100(R1); Load double word

$$1100 \text{ mod } 8 = 6 \quad \text{not aligned}$$

$$\begin{array}{r} 1100 \\ 8 \sqrt{ } \\ \underline{8} \\ 30 \\ \underline{24} \\ 60 \end{array}$$

B- How does the architecture deal with nonaligned accesses (2 MARKS)

- two memory engines
- need alignment network inside processor

C-How can the compiler optimize performance of general purpose register LD/SD ISA. (2 marks)

- assign variables to registers using graph coloring
- rescheduling to get rid of hazards
- minimize code size
- use fast ins instructions

D-List advantages and disadvantages of using the following options in ISA:- (2 marks)

- Using 16 bits rather than 32 bits for immediate

16 bits cost less, small size instruction
32 bits more use, simplifies computer

- Using callee save versus caller save in subroutines

callee save: more optimized for some application
caller: more conservative and reliable

Q3-PIPELINING:-

A-List all types of hazards in MIPS 5 Stages pipeline and give an example with code that could cause each type. (6 marks)

1- structural hazard between IM, DM

lw R₁, 0(R₂) | Mem
add R₂, R₁, R₃ | F

2- Data hazard

lw R₁, 0(R₂)
Add R₃ → R₁, R₃

result of lw not available until WB needed by Add in Deck

3- Control

beqz R₁, Loop
Instruction

Control in branch not defined until after decode

Name: _____

Section: _____

C- Explain how MIPS pipeline handle FP operations and list all types of issues associated with this solution. (4 marks)

Using multi-cycle operation in Execute
Issues:-
1- Complements Exception
2- creates structural hazard
two writes at same time
3- creates WAW hazard

Q4-Show the timing of the following code sequence in MIPS pipeline assume forwarding, scheduling and branch uses delayed branch and all memory references are in cache (~~EP Add takes 4 cycles~~). (10 marks)

```

LOOP: LW R3, 0(R1)
      LW R4, 0(R2)
      ADD R5, R4, R3
      ADDI R6, R5, #1
      SW R6, 0(R1)
      ADDI R1, R1, #4
      ADDI R2, R2, #4
      SUBI R8, R7, R2
      BNZ R8, LOOP

```