

Ryerson University
Department of Electrical and Computer Engineering
COE 818-Advanced Computer Architecture

Midterm Test

March 1, 2013

Name: _____ Student Number: _____

Time limit: 1 hour 50 min

Examiners: N. Mekhiel

Notes:

- a) Closed book.
- b) No calculators.
- c) Answer all questions **in the space provided**.

Q1-Assume the following C code :-

(total=15 marks)

```
for(i=0; i<=1000; i++) {  
    A[i] = B[i]*X + 1;  
}
```

- A- Convert the C code to MIPS Assembly code assume all variables are FP. (5 MARKS)

Loop: LD F1, 0(R1), B[i]
MULT F2, F1, F3, B[i]*X
ADDI F4, F2, #1
~~ADDI F4, 0(R2),~~
ADDI R1, R1, #8
ADDI R2, R2, #8
SUB R3, R4, R1
BNZ R3, Loop

each mistake -1

Name: _____

Section: _____

B-Find the memory bandwidth of the above MIPS code assuming A[i], B[i] and X are 64 bit FP (using MIPS I, R, J instructions). (5 marks)

	Instruction	Data
LD F1, 0(R1)	32 = 4B	64 = 8B
MULT	4B	0
ADDI	4B	0
SD	4B	8B
ADDI	4B	0
ADDI	4B	0
SUB	4B	0
BNZ	4B	0

$$= \frac{8 \times 4 + 8 \times 2}{8 \text{ cycles}} = 6 \text{ B/cycle}$$

C-Find if it is a good idea to implement a new instruction that could replace two instructions: Multiply and Increment by one instruction as:

MULTI F1, F2, F3; means $F1 = F2 \times F3 + 1$

Use the above code and assume that the processor speed will be reduced to 80% of original speed when the new instruction is implemented. Assume each instruction takes 1 clock cycle. (5 marks)

$$\text{without new instruction} = 8 \text{ cycles} \times 1000 \times 1 = 8000 \text{ cycles}$$

$$\text{with new instruction} = 7 \times 1000 \times \frac{10}{8} = 8750 \text{ slower}$$

Name: _____

Section: _____

Q2- (total = 10 marks)

A- Find if the following accesses are aligned or not assuming R1=1000 :- (4 MARKS)

- LB R2, 11(R1); Load a byte

$$1011 \bmod 1 = 0 \text{ aligned}$$

- LH R2, 17(R1); Load half word

$$1017 \bmod 2 = 1 \text{ not aligned}$$

- LW R2, 18(R1); Load a word

$$1018 \bmod 4 = 2 \text{ not aligned}$$

- LD F2, 100(R1); Load double word

$$1100 \bmod 8 = 4 \text{ not aligned}$$

$$\begin{array}{r} 8 \overline{) 1100} \\ \underline{8} \\ 30 \\ \underline{24} \\ 60 \end{array}$$

B- How does the architecture deal with nonaligned accesses (2 MARKS)

- two memory accesses
- need alignment network inside processor

C-How can the compiler optimize performance of general purpose register LD/SD ISA. (2 marks)

- assign variables to registers using graph coloring
- rescheduling to get rid of hazards
- minimize code size
- use fast instructions

Name: _____

Section: _____

D-List advantages and disadvantages of using the following options in ISA:- (2 marks)

- Using 16 bits rather than 32 bits for immediate

16 bits cost less, small size instruction
32 bits more use, simplifies compiler

- Using callee save versus caller save in subroutines

callee save more optimized for some application
caller: more conservative and reliable

Q3-PIPELINING:-

A-List all types of hazards in MIPS 5 Stages pipeline and give an example with code that could cause each type. (6 marks)

1- structural hazard between IM, DM

lw R1, 0(R2) | Mem
add R2, R1, R3 | F

2- Data hazard

lw R1, 0(R2)
add R3, R1, R3

result of lw not available until WB needed by add in Decode

3- Control

bneqz R1, Loop
- Instruction

Control in branch not defined until after Decode

Loop

Name: _____

Section: _____

C- Explain how MIPS pipeline handle FP operations and list all types of issues associated with this solution. (4 marks)

using multi-cycle operation in Execute
 Issues: - 1- Complicates Exception
 2- creates structural hazard
 3- creates WAW hazard

Q4-Show the timing of the following code sequence in MIPS pipeline assume forwarding, scheduling and branch uses delayed branch and all memory references are in cache (~~FP Add takes 4 cycles~~). (10 marks)

LOOP: LW R3, 0(R1)
 LW R4, 0(R2)
 ADD R5, R4, R3
 ADDI R6, R5, #1
 SW R6, 0(R1)
 ADDI R1, R1, #4
 ADDI R2, R2, #4
 SUBI R8, R7, R2
 BNZ R8, LOOP

INSTRUCTIONS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
LW R3, 0(R1)	F ₁	D ₁	E ₁	M ₁	W ₁																	
LW R4, 0(R2)		F ₂	D ₂	E ₂	M ₂	W ₂																
ADDI R1, R1, #4			F ₃	D ₃	E ₃	M ₃	W ₃															
ADD R5, R4, R3				F ₄	D ₄	E ₄	M ₄	W ₄														
ADDI R2, R2, #4					F ₅	D ₅	E ₅	M ₅	W ₅													
SUBI R8, R7, R2						F ₆	D ₆	E ₆	M ₆	W ₆												
ADDI R6, R5, #1							F ₇	D ₇	E ₇	M ₇	W ₇											
BNZ R8, LOOP								F ₈	D ₈	E ₈	M ₈	W ₈										
SW R6, 0(R1)									F ₉	D ₉	E ₉	M ₉	W ₉									

← 9 Cycles →