

**Ryerson University**  
**Department of Electrical and Computer Engineering**  
**COE 818—Advanced Computer Architecture**

Midterm Test

Feb 27, 2012

Name: \_\_\_\_\_ Student Number: \_\_\_\_\_

Time limit: 1 hour 50 min

Examiners: N. Mekhiel

Notes:

- a) Closed book.
- b) No calculators.
- c) Answer all questions **in the space provided.**

Total = 60

---

Q1-Assume the following C code :-

(total=20 marks)

```
for(i=0; i<=1000; i++) {  
    A[i] = A[i] + S*B[i];  
}
```

- A- Convert the C code to MIPS Assembly code.

(5 marks)

Lw R5, 0(R5); S  
loop: Lw R1, 0(R2); A[R1]  
Lw R2, 0(R3); B[R3]  
Mult R4, R5/R4; S & B[R3]  
Add R4, R4, R1;  
Sw R4, 0(R2);  
Addi R2, R2, #14  
Addi R3, R3, #14  
Sub R7, R6, R2;  
Bnz R7, loop

miss take - 1

Name: \_\_\_\_\_

Section: \_\_\_\_\_

B-Find the memory bandwidth of the above MIPS code assuming A[i], B[i] and S are 32 bit integers and are stored in memory. Assume op-code=1 byte, memory address is 4 bytes, immediate and displacement size= 2 bytes, and there are 64 registers.

(5 marks)

	Instr	Data
LW R5, 0(R6)	$8+6+16+6 = 4.5B$	4B
Loop: LW R1, 0(R2)	$= 4.5B$	4B
LW R4, 0(R3)	$= 4.5B$	4B
MULT R4, R5, R4	$8+6+6+6 = 3\frac{1}{4}B$	0
ADD R4, R4, R1	$m = 3\frac{1}{4}B$	0
SW R4, 0(R2)	$8+6+6+16 = 4.5B$	4B
ADDI R2, R2, #14	$8+6+6+16 = 4.5B$	0
ADDI R3, R3, #14	$8+6+6+16 = 4.5B$	0
SUB R7, R6, R2	$8+6+6+6 = 3\frac{1}{4}B$	0
BNZ R7, Loop	$8+6+16 = 3\frac{3}{4}B$	0
BW = $\frac{52.5}{4} = 5.8B/\text{cycle}$	$40.5B$	12B

C-Calculate the memory bandwidth if a fixed instruction length is used. If the instruction is shorter than 4 bytes it uses a 4 byte. If the instruction is longer than 4 bytes, it uses two instructions of 4 bytes each and cost two processor accesses. (5 marks)

	Instr	Data
LW R5, 0(R6)	8B	4B
Loop: LW R1, 0(R2)	8B	4B
LW R4, 0(R3)	8B	4B
MULT R4, R5, R4	4B	0
ADD R4, R4, R1	4B	0
SW R4, 0(R2)	8B	4B
ADDI R2, R2, #14	8B	0
ADDI R3, R3, #14	8B	0
SUB R7, R6, R2	4B	0
BNZ R7, Loop	4B	0
BW = $\frac{68B}{14} = 4.85B$	56B	12B

Name: \_\_\_\_\_

Section: \_\_\_\_\_

D-Find if it is better for the performance to use the fixed instruction length assuming that the fixed instruction length uses 20% faster clock. (5 marks)

$$T = 1 + 1000 \times 9 = 9000 \text{ cycles} \checkmark$$

$$T_{\text{fixed}} = \frac{(1 + 1000 \times 14) *}{1.2} = 12000 \text{ cycles}$$

*Not it is not*

Q2- (total = 10 marks)

A- Explain the Role of Compiler in optimizing the performance of applications. (3 marks)

- it assigns variables that are most frequently used to Registers to reduce memory traffic
- schedule code to hide hazards
- evaluate expressions in any order
- pick fast instructions
- hide branch latency

Name: \_\_\_\_\_

Section: \_\_\_\_\_

B- Explain why the compiler does not assign a data element referenced by a pointer to a register and give an example. (2 marks)

- aliasing problem, it could have different value  
 $\&P = da$   
 $R_1 = a = 5$   
 $\&p = 7$  By a different  
①

C- Why compiler does not use callee saving and explain by giving example. (3 marks)

callee could call another routine that changes one of the variables that is not saved by callee. Suppose program calls Routine 1, that does not use  $x$ . Routine 1 does not save  $x$ , if Routine 1 calls Routine 2, and Routine 2 changes  $x$ , then  $x$  in main program will not be same when they return.

D- Explain the advantages and the disadvantages of adding an extra addressing mode to ISA. (2 marks)

- Advantages: better for compiler, easy code.  
- Disadvantages: slower, more complicated

Q3- Pipelining (total=30 marks)

A- List all types of hazards in MIPS 5 stage Integer pipeline, and give example for the code that would cause each hazard. (6 marks)

- ① structural hazard:  
~~LW R1, 0(R3)~~ followed by Fetch in one clock  
ADD R2, R1, R1 Using same memory
- ② data hazard  
~~LW R1, 0(R3)~~ <sup>opend</sup> Path of current instruction is not ready in time  
ADD R2, R1, R1
- ③ control hazard  
~~BNZ R1, Loop~~ Fetch of next instruction is not known in time because of BTA not calculated and known

Name: \_\_\_\_\_

Section: \_\_\_\_\_

B- Explain why pipelining complicates handling exceptions by giving examples.  
(4 marks)

1- could have two exceptions in one clock

$F_1(D_1)$   $F_1(M_1)$   $W_1$   
 $F_2$

Fetch Instruction 2 could cause page fault  
Decode Inst 1 could have illegal inst.

2- out of order exception

$F_1(D_1)$   $E_1$   $M_1$   $W_1$   
 $F_2$   $D_2$   $E_2$

Fetch Inst 2 could cause page fault  
earlier than Inst 1 would cause memory  
page fault later

They must handle in order of their  
occurrence Inst 1 first, Then Inst 2 as  
non-pipeline

Name: \_\_\_\_\_

Section: \_\_\_\_\_

C-In the MIPS pipeline with multi-cycle floating point operations, give examples of the following.-

i-WAW Hazard (3 marks)

ADD F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>,  
LW F<sub>4</sub>, F<sub>4</sub>, F<sub>5</sub> -

ii- A structural hazard that occur in MIPS floating multi-cycle pipeline

(3 marks)

Two writes in same time

ADD F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

OR R<sub>1</sub>, R<sub>2</sub> + R<sub>3</sub>

SUB R<sub>4</sub>, R<sub>5</sub>, R<sub>6</sub>

F<sub>1</sub> D<sub>1</sub> A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> A<sub>4</sub> M<sub>1</sub> WB

F<sub>2</sub> D<sub>2</sub> E<sub>1</sub> M<sub>2</sub> W

F<sub>3</sub> Q<sub>1</sub> S<sub>1</sub> M<sub>3</sub> W<sub>B</sub>.

F<sub>4</sub> D<sub>4</sub> E<sub>2</sub> M<sub>4</sub> WB

LW F<sub>5</sub>, 0(R<sub>1</sub>)

or FP div\2

D-Show the timing of the following code sequence in MIPS FP pipeline assume forwarding, scheduling and branch uses delayed branch and all memory references are in cache (FP Mult takes 7 cycles). (14 MARKS)

LOOP: LD F0, 0(R1)  
LD F4, 0(R2)  
Mult F4, F0, F4  
SD F4, 0(R1)  
ADDI R1, R1, #8  
ADDI R2, R2, #8  
SUBI R5, R6, R1  
BNZ R5, LOOP

Name: \_\_\_\_\_

Section: \_\_\_\_\_

-7-

INSTRUCTIONS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
LD F0, 0CR1	R	D1	G1	M1W1																		
LD F1, 0CR2	F2	D2	G2	M2W2																		
ADDI R1, R1, #8	F3	D3	G3	M3W3																		
MULT F4, F0, F1	F4	D4	G4	M4M5M6M7M8W4																		
ADDI R2, R2, #8	F5	D5	G5	M5W5																		
SUBI R2, R2, #8	F6	D6	G6	M6W6																		
BNZ R2, R2, Loop	F7	D7	G7	M7W7																		
SUBI R4, -8CR1	F8	D8	S	S	S	E	M8W8															
	F9	S	S	S	D	E	M9W9															

11 cycles