

## 1 Q1 (ISA=30 marks)

### 1.1 15 marks

Convert to MIPS Assembly, then find the performance (~~number of cycles~~) of the following C code assuming:

- 1-ideal pipelining (no stalls and no start up time)
- 2- all instructions and data accesses are in cache (100% hit).
- 3-Processor speed = 1 GHz.

```
for(i=1; i<=512; i++) {  
    Y[i] = Y[i] + A*X[i];  
}  
\\  
(Assume A, X[i], Y[i] are 32 bits)
```

loop: Lw R2, 100(R1); load X(i)  
 lw R3, 5000(R1); load Y(i)  
 mult R4, R2, R6; R6=A  
 add R7, R4, R3  
 sw R7, 5000(R1)  
 subi R1, #1  
 bnez R1, loop

$$T = 512 \times 7 \times 1 \text{ ns} = 3584 \text{ ns}$$

## 1.2 15 marks

Convert the above code to MIPS Instructions for Vector Processing, and find the performance in ~~clock~~ cycles assuming the following:-

1- MIPS uses a Vector processor with fully pipelined function units and vector registers of 128 elements.

2-MIPS Vector processor runs at 1 GHz.

3-All instructions are in cache (100% hit), data accesses use interleaved memory for load/store and are fully pipelined with no stalls.

Loop LDV V1, 100(R1);  $x[i]$ ; 128  
LDV V2, 500(R1);  $y[i]$ ; 128  
MUL V3, V1, F0;  $Ax$ ; 128  
ADD V4, V3, V2;  $Ax + y$ ; 128  
SV V4, 500(R1)  
subi R1,  $\approx 4x^{128}$   
 $(512)$   
bnez R1, Loop

$$T = 4x(128 + 128 + 128 + 128 + 128 + 2) \times 1 \text{ ns} \\ = 4 \times 642 \text{ ns} = 2568 \text{ ns}$$

## 2 Q2 (Advanced Pipelining= 25 marks)


### 2.1 scheduling=15 marks

The following code runs in DLX architecture, FP ALU op has latency= 3 cycles, FP ALU op to SD latency= 2 cycles and LD latency = 1 cycle.

1- loop: LD F0, 0(R1) ; Load X[i]  
2- LD F4, 0(R2) ; Load Y[i]  
3- ADDD E6, F4, F0; X[i]+Y[i]  
4- SD 0(R2), F6  
5- SUBI R1, R1, #8  
6- SUBI R2, R2, #8  
7- BNEQZ R1, loop

Find the following:


- All types of hazards.



(5)

- The performance of the above (cycles per loop ).

Loop: LD F0, 0(R1)  
LD F4, 0(R2)  
ADDD F6, F4, F0  
SD 0(R2), R6  
SUBI R1, R1, #8  
SUBI R2, R2, #8



12 cycles / Loop

- Use loop unrolling 3 times and schedule the code to improve performance.  
Find the performance of the code.

(5)

Loop: LD F<sub>0</sub>, 0(R<sub>1</sub>)  
 LD F<sub>1</sub>, -8(R<sub>1</sub>)  
 LD F<sub>3</sub>, -16(R<sub>1</sub>)  
 LD F<sub>4</sub>, 0(R<sub>2</sub>)  
 LD F<sub>8</sub>, -8(R<sub>2</sub>)  
 LD F<sub>10</sub>, -16(R<sub>2</sub>)  
 ADD F<sub>6</sub>, F<sub>4</sub>, F<sub>0</sub>  
 ADD F<sub>12</sub>, F<sub>8</sub>, F<sub>1</sub>  
 ADD F<sub>14</sub>, F<sub>3</sub>, F<sub>10</sub>  
 SD 0(R<sub>2</sub>), F<sub>6</sub>  
 → SUB R<sub>1</sub>, R<sub>1</sub>, #24  
 → SUB R<sub>2</sub>, R<sub>2</sub>, #24  
 → SD +16(R<sub>2</sub>), F<sub>12</sub>  
 BNZ R<sub>1</sub>, Loop  
 → SD +48(R<sub>2</sub>), F<sub>14</sub>  
 cycles/loop =  $\frac{15}{3} = 5$  cycles

## 2.2 multiple-issue=10 marks

In the above example of 2.1 , assume that the DLX uses a superscalar to issue two instructions on each clock (1 Int, 1 FP). Write the code for the superscalar and find the performance in cycles per loop.

Unroll Loop 3 Times

	In T.	F D
loop ①	LD F <sub>0</sub> , 0(R <sub>1</sub> )	
②	LD F <sub>4</sub> , -8(R <sub>2</sub> )	
③	LD F <sub>11</sub> , -8(R <sub>1</sub> )	ADD F <sub>6</sub> , F <sub>7</sub> , F <sub>0</sub>
④	LD F <sub>8</sub> , -8(R <sub>2</sub> )	ADD F <sub>6</sub> , F <sub>1</sub> , F <sub>0</sub>
⑤	LD F <sub>3</sub> , -16(R <sub>1</sub> )	
⑥	LD F <sub>10</sub> , -16(R <sub>2</sub> )	ADD F <sub>12</sub> , F <sub>8</sub> , F <sub>1</sub>
⑦	SD F <sub>6</sub> , 0(R <sub>2</sub> )	ADD F <sub>14</sub> , F <sub>3</sub> , F <sub>10</sub>
⑧	SUB I R <sub>2</sub> , R <sub>2</sub> , #24	
⑨	SUB I R <sub>2</sub> , R <sub>2</sub> , #124	
⑩	SD 0 + 16(R <sub>2</sub> ), F <sub>12</sub>	
⑪	BNZ R <sub>1</sub> , loop	
⑫	SD +8(R <sub>2</sub> ), F <sub>14</sub>	

$$\text{Performance} = \frac{12}{3} = 4 \text{ cycles / loop}$$

### 3 Q3 (Advanced Pipelining= 15 marks)


The following code runs in a DLX architecture with scoreboarding, FP ADD op has latency= 2 cycles, FP MULTD latency= 8 cycles, LD latency = 1 cycle, and 2 ADD/SUB function units.

```

LD      F2, 0(R1) ; Load X[i]
MultD  F4,F0, F2  ; aX[i]
ADDD   F10, F4, F8
SUBD   F8,F8,F0
SD      F8, 0(R1)

```

- Find the Scoreboard instruction status at the end of code execution.



#### 4 Q4 (Multiprocessor Systems= 30 marks)

##### 4.1 =4

Compare the advantages and disadvantages of write invalidate versus write update for multiprocessor systems.


write invalidate: uses bus only once, for me (Time writers) bus utilization is better

write update: uses bus each time needs to update, sending data on bus, but has faster read after write update (Fast Read)

##### 4.2 =3

Explain how does multiprocessor system with two level cache maintain coherency.

- Inclusion, each block of  $C_1$  is in  $C_2$ .  
only  $C_2$  snoops on bus, if block is not in  $C_1$ , need snoop not to invalidate it in  $C_1$ , but if it is in  $C_1$ , needs vertical invalidation.



#### 4.3 =8

Assume a shared memory multiprocessor system that uses the write invalidate snooping coherency protocol. Find the state of the cache block after each of the following operations:-

- Processor read miss to a private block in its cache

② shared

- Processor write hit to invalid block in its cache

② private

- Processor write miss to shared block in its cache

② private

- Bus read operation hit to a private block in cache

② shared

#### 4.4 =15

In a shared memory multiprocessor system assume the following:-

1-the system uses the write invalidate coherency protocol.

2-All processor's speed = 1 GHz. Processor P1 has R1= 100 and Processor P2 has R3= 200. All other registers =0.

3-Each processor uses a direct mapped cache. The cache size = 512 Kbytes, block size= 8 bytes. The cache speed is the same as processor speed.

4-The bus width is 8 bytes and bus latency and waiting time = 200 ns. Memory latency = 100 ns.

*in C1, C2  
\$*

The above system is executing the following events:-

step#	P1	P2	OUTCOME, TIME
1	LW R4, 100(R1)	-----	return, shared C1
2	-----	LW R5, 104(R1)	from C1 = 200+1+1 = 202
3	SW 100(R1), R7	-----	write hit, private, invalidate C2 T= 200+1+1
4	-----	LW R16, 100(R1)	new, marked cop
5	LW R12, 100(R1)	-----	new hit = 1 cycle
6	-----	-----	shared C1, C2

Find the outcome and time required to perform each event in the above code (state, processor, bus, memory operations and cost in time ).