

COE 818 Final Exam , April 17, 2012

Total Marks = 100, Time=2 1/2 hours

Answer all questions

Name_____

Q1 (ISA=20 marks)

Q1-1 (10 marks)


Find the performance of the following C code in a MIPS architecture assuming:-

- Ideal pipelining (no stalls and no start up time)
- Assume that instructions and data cache have 100% hit rate.
- MIPS has a SIMD unit similar to MMX.
- Processor and Cache speed = 1 GHz.
- the C Code is:-

```
for(i=1; i<=1024; i++) {  
    Y[i] = A + Y[i]* X[i];  
}
```

(Assume X[i]= Y[i]= 16 bits)

Loop: LD F1, 0(R1); X[i]
LD F2, 4(R2); Y[i]
MULT F3, F1, F2
ADD F4, F3, F5
SD F4, 0(R2)
ADD R1, R1, #8
ADD R2, R2, #8
SUB R4, R3, R1
BNE R4, Loop



$$T = \frac{1024}{4} (9 \text{ ns}) = 256 \times 9 = 2304 \text{ ns}$$

Q1.2 (10 marks)

Find the performance of the above code assuming the following:-

- MIPS uses a Vector processor with fully pipelined function units and vector registers of 64 elements.
- MIPS runs at 1 GHZ.
- All instructions are in cache (100% hit), data accesses use interleaved memory for load/store and are fully pipelined with no stalls.

loop	LV V1, o(R1)	64 ns
	LV V2, o(R2)	64 ns
	MULV V3, V1, V2	64 ns
	ADD V4, R1, V3	64 ns
	SV V4, o(R2)	64 ns
	ADDI R1, R1, #128	1
	ADDI R2, R2, #128	1
	SUB R4, R3, R1	1
	BNE R4, Loop	1

$$T = \frac{1024}{64} * (5 * 64 + 4) = 16 * (324)$$

$$T = 5184 \text{ ns}$$

Q2 (Advanced Pipelining= 25 marks)

Q2.1 scheduling=15 marks

The following code runs in MIPS architecture, FP ALU op has latency= 3 cycles,
FP ALU op to SD latency= 2 cycles and LD latency = 1 cycle.

- 1 - loop: LD F8, 0(R1) ; Load X[i]
- 2 - MultD F8,F8, F2 ; aX[i]
- 3 - LD F4, 0(R2) ; Load Y[i]
- 4 - ADDD F6, F4, F8; aX[i]+Y[i]
- 5 - SD 0(R2), F6
- 6 - ADDI R1,R1,#8
- 7 - ADDI R2,R2,#8
- 8 - SUB R7, R6, R1
- 9 - BNEQZ R7, loop

Find the following:


- All types of hazards. (5 Marks)

RAW: 1 → 2, 2 → 4, 4 → 5, 6 → 8, 8 → 9

Control hazard

WAW: 1 → 2

- The performance of the above (cycles per loop). (5 Marks)



- Use loop unrolling 4 times and schedule the code to improve performance.
Find the performance of the code. (5 Marks)

LD F₈, 0(R₁) 1
 LD F₉, +8(R₁) 2
 LD F₁₀, +16(R₁) 3
 LD F₁₁, +24(R₁) 4
 MUL F₈, F₈, F₂ 5
 MUL F₉, F₉, F₂ 6
 MUL F₁₀, F₁₀, F₂ 7
 MUL F₁₁, F₁₁, F₂ 8
 LD F₄, 0(R₂) 9
 LD F₂, +8(R₂) 10
 LD F₃, +16(R₂) 11
 LD F₄, +24(R₂) 12
 ADD F₆, F₄, F₈ 13
 ADD F₁₄, F₁₂, F₉ 14
 ADD F₁₅, F₁₃, F₁₀ 15
 ADD F₁₆, F₁₄, F₁₁ 16
 SD F₆, 0(R₂) 17
 SD F₁₄, +8(R₂) 18
 ADD R₁, R₁, #132 19
 ADD R₂, R₂, #132 20
 subi R₇, R₆, R₁ 21
 SD F₁₅, -16(R₂) 22
 bnez R₇, 100D 23
 SD F₁₆, -8(R₂) 24

$$\frac{24}{4} = 6$$

Q2.2 multiple-issue=10 marks

In the above example with unrolling loop 4 times, assume that MIPS uses a superscalar to issue two instructions on each clock (1 Int, 1 FP). Write the code for the superscalar and find the performance in cycles per loop.

LD F8	1	
LD F9	2	
LD F10	3	MUL F8
LD F11	4	MUL F9
LD R4	5	MUL F10
LD F12	6	MUL F11
LD F13	7	ADD F6, F4, F8
LD F14	8	ADD F14, F12, F9
SD F5	9	ADD F15, F13, F10
SD F14	10	AM F16, F14, F11
ADDI	11	
ADDI	12	
Subi	13	
SD	14	
BNZ	15	
SD	16	
	17	

$$\frac{17}{4} \text{ cycles} = 4 \frac{1}{4} \text{ cycles}$$

could schedule ADDI in cycle 9 and will be 6 cycles only

Q3 (Advanced Pipelining= 25 marks)

The following code runs in a MIPS architecture with Scoreboarding, FP ADD

op has latency= 2 cycles, FP MULTD latency= 10 cycles, Divide latency= 40 cycles, LD latency = 1 cycle, and 1 ADD/SUB function unit . (15 Marks)

LD F0, 0(R1) ; Load X[i]

LD F1, 0(R2) ; Load Y[i]

MultD F4,F0, F2 ; aX[i]

Div F12, F4, F1

JSUBD F4,F10,F0

SD F12, 0(R1)

- Find the Scoreboard instruction status at the end of code execution.

Issue	Read	Complete	Write
LD $F_0 \oplus C_1$	1	2	4
LD $F_1, O(C_2)$	5	6	8
MULT F_4, F_0, F_2	6	7	18
DIV F_1, F_2	7	10	60
SUB F_4, F_0, F_0	14	20	23
SD $F_2, O(C_2)$	20	61	63

Q3.2 (4 Marks)

Why control dependency must be preserved.


- For correct data flow
- For correct exception

Q3.3 (6 Marks)

Draw a block diagram of branch predictor.

Give two different methods to improve branch prediction accuracy.

PC Address



- use 2 bits prediction
- use global address branches

Q4 -(Multiprocessor Systems= 30 marks)

Q4.1-(Marks =3)

Give the reasons for why multiprocessor system cannot be made scalable.

- Communication
- serial Code

Q4.2-(Marks =4)

Explain and give example of false sharing in cache coherency protocols.

block in cache is multiple words, and all words are invalidated even not written to

- P₁ need X₁
- P₂ need X₂ (X is shared)
- P₁ writes to X₁ (P₂ INV X₁, X₂)
- P₂ reads X₂ X₂ is invalid although it has not changed

Q4.3-(Marks =8)

Assume a shared memory multiprocessor system that uses the write invalidate snooping coherency protocol. Find the state of the cache block after each of the following operations:-

- Bus read to private block in cache

shared

- Processor read miss to invalid block in cache

shared

- Processor write miss to private block in cache

private

- Bus write operation hit to invalid block in cache

Invalid

Q4.4-(Marks =15)

In a shared memory multiprocessor system assume the following:-

- the system uses the write invalidate coherency protocol.
- All processor's speed = 1 GHz. Processor P1 has R1= 400 and Processor P2 has R3= 480. All other registers =0.
- Each processor uses a direct mapped cache. The cache size = 512 Kbytes, block size= 32 bytes. The cache speed is the same as processor speed.
- The bus width is 8 bytes and bus latency and waiting time = 100 ns.
- Memory latency = 200 ns.

The above system is executing the following events:-

step#	P1	State	Time	P2	State	Time
1	LW R4, 80(R1)	shared,	ns			
2				LW R5, 4(R3)	shared	$100 + 1 = 101$ From C1 $+ 4 = 105$
3		Invalid		SW R7, 4(R3)	private,	$100 + 1 = 101$
4	SW R8, 80(R1)	private 101			Invalid	
5	LW R16, 0(R3)	shared	in	T = 3.04 from memory		