


Networks

Introduction: Networks Goal is to connect computers together and treat them as one big computer




Type of Networks:

- 1- Massively parallel processor MPP network: Connect thousands of nodes, Max distance = 25m
- 2- Local Area Network (LAN); Connect hundreds of computers, distance up to few km.
- 3- Wide Area network (WAN) connect computers through the world, thousands of computers, distance is thousands of km.

Simple Network


Design

- Use FIFO queue to hold Data and use Full Duplex Communication Link (Network)
- Need protocol for Rules of Communication.




Packet: message sent that include Commands (information needed to deliver message) and Data

Message (packet) Format:



header: 1 if = 1 reply
1 if = 0 req

Example



req data From Corp Mem adress Foo 0 00 00

reply Data

1	FE20 576A
---	-----------

Data requested = FE20 576A

Need The following :

- Error detection (checksum)
- Acknowledge req/reply (Exp-d header)

Message Format

header	Data	checksum
2 bits		4 bits

0 0 = req

0 1 = reply

1 0 = ACK req

1 1 = ACK reply

Communication protocol :

Send :

- 1 - The application copies data to be sent to OS buffer
- 2 - OS calculate checksum and includes it in message, Then starts the timer.
- 3 - OS sends message to Network interface hardware

Receive :


- 1 - System copies data from Network interface hardware to OS buffer
- 2 - system calculates checksum and send back ACK if correct, else deletes message


Network Performance

Network parameters:-

- 1 - Bandwidth: Maximum rate of information once message enters the network
- 2 - Transmission Time: Time for message to go through the network = $\frac{\text{message size}}{\text{B.W}}$
- 3 - Time of Flight: Time of first bit to arrive at receiver (delay of H.W.).
- 4 - Sender overhead: Time for processor to inject message into network.
- 5 - Receiver overhead: Time for processor to pull message from network

Total latency = Sender overhead + Time of Flight + $\frac{\text{Message size}}{\text{B.W}}$ + Receiver overhead





need large size of message for high B.W.

Network Media

1- Twisted pair:

two insulated wires



each about 1 mm and twisted to reduce interference

$B.W = \text{few Mbits/sec}$

distance = few km


used in Telephone, LANs

2- Coaxial cable


high B.W, noise immunity

$B.W = 10 \text{ Mbits/sec}$

distance = over 1 km



3- Fiber optic Network:



Three Components:

- 1- Fiber optic Cable (Transmission media)
- 2 - light source
- 3 - light detector

only one way (Simplex)

Fiber Cable (Two Types): -

- 1- Multimode - uses LEDs
Distance = up to 2 km
BW = up to 600 Mbit/sec
- 2- Single mode - use Laser diodes
(expensive)
BW = Gbits/sec
Dist = 100 kms

problems: less reliable, expensive,
difficult to bend and attach connector.

Network Media

type	BW	dis	Cost/m	cost terminator	cost components interface
1 - Twisted pair	100 Mbps	2 km	\$0.23	\$4.6	\$2
2 - Coax cable	100 Mbps	1 km	\$1.64	\$220	\$5
3 - Multimode Fiber	600 Mbps	2 km	\$1.03	\$11.80	\$1000
4 - Single mode Fiber	2000 Mbps	100 km	\$1.64	\$23.40	\$1000

Network Topology

Topology: Define the structure of Interconnect
shared versus switched
Media


1- Shared: - simplest way to connect
computers

Examples: LAN using Ethernet

- Ethernet? is a bus that can be shared by hundreds of computers
- only one message is sent at a time.
 - it uses distributed Arbitration

Disadvantages? - Performance degradation because of shared media (limited BW).

Advantage? inexpensive



2 - Switched Media


Each node has a dedicated link to a switch that provides connection to all destinations

Advantage: - Aggregate bandwidth is many times that of shared media

- provides direct connection between source and destination (no interference from other nodes),

switched media Advantages:-

- Faster because there is no Arbitration
- it allow multiple nodes to Communicate Simultaneously.
- it scales to large numbers of nodes




Switched Media
(ATM)

switch topology


define the structure of interconnects.

1- cross bar switches uses $n \times n$ switches




Used for MPP

2- Fat-Tree: allows multiple paths between nodes.




3- Ring Topology


Low cost, single Token is passed around the ring to determine which node is allowed to send message (Arbitration)



4- 2 D mesh



5- Hypercube



cost/performance for 64 nodes

	Bus	Ring	2D	6-Cube	Fully Connected
performance B.W	1	2	16	32	1024
cost/sw	NA	3	5	7	64
number of Links	1	128	192	256	2080

Distributed Shared Memory Multiprocessor System

Motivation: Scalable architecture for large number of processors


- It uses distributed memory among processor nodes with scalable switched network,

It uses messages to communicate between processors.

Two Types of Accesses:

1- local processor to local memory

2- local processor to Remote memory if Address is not in local memory.



cost / performance

Bus performance = 1

6-cube performance = 32

Disadvantage of snooping cache protocol:

- 1- requires communication on every cache miss / write
- 2- Arbitration for the bus
- 3- one shared memory

Example: calculate scalability of snooping protocol that uses 64 bit bus at 200 MHz, if each processor runs at 1 GHz, and cache miss + write = 1%, block size = 32 B.

Solution:

$$\begin{aligned} \text{bus bandwidth} &= 8 \text{ B} / 5 \text{ ns} = 1.66 \text{ GB/sec} \\ \text{Scalability} &= \frac{1.66 \text{ GB/sec}}{32 \text{ B} \times 0.01 \times 1 \text{ GHz}} = \frac{1.66 \text{ GB/sec}}{0.32 \text{ GB/sec}} = 5 \end{aligned}$$

Concept of Distributed Memory Architecture


- Memory is distributed among processors.
- = Multiple accesses between processors could use Network - d distributed memory.
- Directory is used to keep coherence. Each memory block has an entry in the directory that indicates the status of block.

Cost of directory = cost of memory locations $\times$ number of used processor

Example

memory location 200 is used/shared by P_1, P_5, P_7

Directory entry for 200 has vector bits for P_1, P_5, P_7 set to 1.




Directory Based Coherency Protocol

Three different states of blocks in cache.

1 - Shared: one or more processor has the block in their cache. Value in memory is up to date


Example



x_1 is shared between P3, P5

2 - Uncached: No Processor has a copy of the location.

Example




X_2 in M_2 only, $D_2 = \text{uncached for } X_2$.

3- Exclusive:

One processor has a copy of block in its cache after it has written to it.

Memory is out of date, processor is the owner.

EXAMPLE



$X_1 = 3$ in P_3
 X_1 is EXCLUSIVE! P_3 is the owner.


Different operations:

- 1- Read miss: requesting processor send Address, read.
 - State of block in cache is made Shared.
 - State of block in home directory is made Shared and Processor number is added.
 - If block replaces an Exclusive block, it must be written back to its own memory and change its state. (uncached)


- 2- write Miss: requesting processor send Address, write.
 - State in cache is made Exclusive, Invalidate other blocks in processor Caches
 - State in home directory is made Exclusive and update owner.
 - If replaces an Exclusive block, it must be written back.

EXAMPLE: P_3 writes to X_1 .
 X_1 becomes Exclusive in C_3 ,
Directory of P_1 indicates that P_3 is the owner (state = Exclusive).

1- Cache coherency Protocol
= Same as in snooping



2 - Director



Cache coherence could be maintained by software, assuming all shared data are ~~non~~ uncacheable, then copy them into private data, but compiler for transient software coherence are limited and programmer has to deal with coherence of each shared block.

Disadvantages of snooping cache protocol:

- requires communication on every cache miss including writes

Example: 64 bit bus, with clock = 200 MHz

BW = 1.6 GB/sec.

if cache misses including writes is ~~10~~ 1% of a 1 GHz processor, with block = 64 Byte

$$\text{scalability} = \frac{1.6 \text{ GB/sec}}{64 \text{ Byte} \times 10 \times 10^{-2} \times 1 \text{ GHz}} = 2 \text{ processors}$$

Solution: use Directory protocol

In directory, information about where to get data (Network) is centralized in a directory that keeps state of all shared cache blocks and their processors.


Each memory block has an entry in directory (not cache)

Cost of directory

- number of memory blocks

X number of processors


large Directory size (could be scaled) ③



Directory coherence Protocol

States of cache blocks in Directory:

- 1- Shared: one or more processor have the block in their cache and the value in memory is up to date.



X1 is shared on P5.


- 2- uncached: No processor has a copy

X2

- 3- Exclusive: one processor has a copy of block (it has written to it), memory is out of date (processor is owner)
X5=7 in cache 6 and P6 is owner

Protocol Principles:

- write to shared or uncached data will generate a miss, processor must block until it completes write (not a snooping...)



Node 1 is home node for X_1

if Node 2 request a read to X_1 ,
Node 2 is called local node and

if P_3 has X_1 , then Node 3
is called remote node

Different Directory Operations:-

- 1 - Read miss - requesting processor send Address, read, state of block is made shared in directory of home processor.

Example: P3 reads X2, generates a new copy X2 to C3, makes X2 shared in M2 by P3

If block is Exclusive, it must be written back to its home memory.

- 2 - write miss - requesting processor send Address, write. state of block is made Exclusive and owner update directory, other processor cache invalidate
- Example P3 writes to X1, write miss, X1 becomes Exclusive in C3, and D1 indicates that P3 is only owner.

If Exclusive, must be written back to its owner, and change owner in directory.