

Digital Systems Engineering COE 758
Midterm Test, Date: October 29, 2009

Time: 1 hour and 50 Minutes
Each question=10 marks
Answer all the following questions

Student name _____

Q1-Briefly compare the advantages and disadvantages of the following:-

- a-Low order address bank mapping versus high order address in DRAM
- b-Using a capacitor versus transistors as a storage element in memory
- c-Using unified cache versus separate D and I cache for L1
- d-Using LRU versus random policy in cache
- e-Large versus small page size in Virtual memory

10

- 2 a - low order ~~bank~~ mapping is useful for precharge interleaving, not for fast page high order address interleaving is useful for fast page mode
- 2 b - capacitor is small, cost effective but needs ~~precharge~~ complex circuit
transistors - fast, no need for refresh
- 2 c - unified has better hit rate, D, I separate cache do not cause a ~~data~~ pipeline hazard
- 2 d - LRU gives better hit rate, Random is simpler to implement
- 2 e - large page size reduce page table size, overhead of transfer
small page - reduce ~~external~~ fragmentation


16

Q2-i-A memory system uses 4-Banks with fast page and high order address bank mapping implemented with 1MX8 DRAM modules.

Find the page hit rate for the following sequence of addresses given in hex: 01A00100, 02A0200, 01A00B0, 02A0300, 01A00100, 02A0500 (find bank, row of each access)

01A00100, 02A0200, 01A00B0, 02A0300

01A00100, 02A0500



bank #1 row 1010-0000000

miss (miss)

02A0200

col

bank = 2

row = 10100000000

miss (miss)

01A00B0

bank = 1,

row = 10100000000

hit (hit)

02A0300

bank = 2

row = 10100000000

hit (hit)

01A00100

bank = 1

row = 10100000000

hit (hit)

02A0500

bank 2

row 101000010

miss

hit rate = $\frac{3}{6} = 50\%$

(miss)

Q2-ii-Find average access time to DRAM that uses two banks precharge interleaving assuming a bank conflict=20%, precharge time(T_{rp})= 4 cycles, row to column time (T_{RC})= 2 cycles, and column access time (T_{cac})= 2 cycles.

$$T = .80 \times 4 \text{ cycles} + .2 \times 8$$
$$= 3.2 + 1.6 = 4.8 \text{ cycles}$$

4

10

Q3-i - A direct mapped Cache system with total size = 32 bytes and the block size = 4 bytes. For the following sequence of accesses, find the hit rate: 8, 40, 10, 17, 81, 16, 11, 19

Memory	Memory blk #	Cache blk	hit/miss
8	2	2	miss out
40	10	2	miss out
10	2	2	miss
17	4	4	miss out
81	20	4	miss out
16	4	4	miss
11	2	2	hit
19	4	4	hit

$\frac{2}{8} = 25\%$

Q3- ii- Compare the performance of a direct mapped cache to a two way set associative cache assuming the following:-

-direct mapped cache uses a block size= 16 B, has a miss rate= 8%, speed = 10 ns.

-two way associative ~~has a block size = 8 B, miss rate = 5%, and speed = 15 ns.~~

-Main memory access time = 60 ns, and bus bandwidth = ~~5 GB/S~~ 500 MB/S

$$\begin{aligned}
 T_{\text{direct mapped}} &= 10 + 0.08 \times \left(60 + \frac{16}{5} \right) \\
 &= 10 + 0.08 \times (92) \\
 &= 10 + 7.36 = 17.36 \text{ ns}
 \end{aligned}$$

$$\begin{aligned}
 T_{\text{2way}} &= 15 + 0.05 \left(60 + \frac{8}{15} \right) \\
 &= 15 + 0.05 \times 76 \\
 &= 18.8 \text{ ns}
 \end{aligned}$$

Slower

Q4-i-A 16 KByte V.M. space, if main memory size = 8 KByte, page size = 2 KByte and the content of page table starting from base is 0, 4, 6, 7, 5, 1, 3, 2 and MSB is used as valid bit. Find % page hit for the following (not in sequence) accesses: 580, 1078, 2750, 2040, 5180, 7050

Table

VP			
0	0	0	0
1	1	0	0
2	1	1	0
3	1	1	1
4	1	0	1
5	0	0	1
6	0	1	1
7	0	0	0

0	VP 1
1	VP 4
2	VP 2
3	VP 3

6

$$580 \div 2048 = 0 \quad \text{VP} = \phi \quad \text{mis}$$

$$1078 \div 2048 = 0 \quad \text{VP} = \phi \quad \text{mis}$$

$$2750 \div 2048 = 1 \quad \text{VP} = 1 \quad \text{hit}$$

$$2040 \div 2048 = 0 \quad \text{VP} = \phi = \text{mis}$$




$$5180 \div 2048 = 2 \quad \text{VP} = 2 = \text{hit}$$

$$7050 \div 2048 = 3 \quad \text{hit}$$

50%

Q4-ii- Calculate the size of two way set associative TLB that has 128 entry for a 40 bit virtual address and a 32 bit physical address if page size is 16 KB and it uses 4 bits for protection, valid and modify.

4



$$\text{Tag} = 40 - 20 = 20$$

$$\begin{aligned} \text{Tag size} &= 2 \times (20 + 4 \text{ bits}) \times 64 \\ &= 128 \times 24 = 128 \times 3 = 384 \text{ B} \end{aligned}$$

$$\begin{aligned} \text{Data} &= 2 \times 64 \times \text{~~18~~} = 3\text{~~6~~} \times 64 \\ &= \text{~~208~~} \text{ B} \end{aligned}$$

$$\text{Total} = \text{~~592~~} \text{ B} = 672 \text{ B}$$