


Main Memory

- Introduction (CPU and Mem)
- SRAM (organization, timing, expansion)
- DRAM (organization, timing, access modes, interleaving, expansion)

Introduction

Processor and Memory model

- Instructions stored in Memory.
Processor uses Fetch
- Data stored in Mem
Processor uses load/store



Each single instruction might access memory twice (Fetch, and load/store)

Example $lw\ R1, 100(R2)$
 $R1 \leftarrow M[100 + R2]$


- Using RAM = Random Access memory.
All accesses have same access time
- Computer system performance depends on memory speed (or CPU??)

Main Memory

SRAM "Static Random Access"

- Fast, small in size, high power consumption, high cost / storage bit

Block Diagram



Memory size = number of locations $\times$ size of each Loc.

$$= 2^N \times M \text{ in bits}$$

N = number of address lines


M = number of storage bits in each location

Example:

- Draw BD for
~ 1K X 8 SRAM

$$\begin{aligned} \text{Address} &= \log_2 1024 \\ &= 10 \end{aligned}$$

Data Bus = 8 bits



Example

Find the value of
Address, data and control signals
to write FE to Loc 1C2 in a 1Kx8

$$\text{Address} = 1C2 = \begin{array}{ccc} \overline{A_9} & \overline{A_8} & \overline{A_7} \\ 0 & 1 & 1 \end{array} \begin{array}{ccc} A_6 & A_5 & A_4 \\ 0 & 0 & 0 \end{array} \begin{array}{ccc} A_3 & A_2 & A_1 \\ 0 & 0 & 1 \end{array} \begin{array}{c} A_0 \\ 0 \end{array}$$

$$\text{Data} = FE = \begin{array}{ccc} \overline{D_7} & \overline{D_6} & \overline{D_5} \\ 1 & 1 & 1 \end{array} \begin{array}{ccc} D_4 & D_3 & D_2 \\ 1 & 1 & 1 \end{array} \begin{array}{ccc} D_1 & D_0 & \\ 0 & 0 & \end{array}$$

WE = pulse (Timing)

ICS = 0 Active


IOE = 1 False

SRAM organization and Implementation

- using latches (Transistors)

organized as 1024 location by
8 latches in each location


number of latches = 8K bit




circuit complexity: cost, speed, ...

SRAM Organization

Latch



Inverter




Input = 0

P1 conducts, N1 off
OUT = VDD = 1


Input = 1

N1 conducts, P1 off
OUT = GND = 0

DT ORGANIZATION




Decoder



SRAM Operations & Timing

- Most important Design consideration in high speed computer circuits
 - need to consider - min - max delay
 - write delay
 - fall & rise time


SRAM Write operation



Address stable, WE pulse, data setup, WE edge hold data.

need to wait for decoder delay, latching of data,

SRAM Read Operation (Timing)



Memory Expansion

Construct 4K X 16
using 1K X 8


- need $\frac{4K \times 16}{1K \times 8} = 8$ chips

Address lines = $\log_2 4K = 12$

data lines = 16

Need external decoder to select
2 memory chips at a time.

organization = 4 X 2



WE = Connected Together

IOE = Connected Together

Main Memory DRAM

"Dynamic Random Access Memory"


- slow, large size, low power, less cost.
- Basic cell uses capacitor for storage
- Need Refresh every specific period (leakage of charges, - dynamic)

Block Diagram

Multiplexed
Address
(Rows, Columns)




DRAM Organization



4 M Capacitors

EXAMPLE

- USING 1MX8 DRAM, Find row#1 & COL# for Address = 35E6A
- Find Address of row+1, same Col




Number of cols in
a row = 1024

DRAM Operations and Timing


- Complicated:- must latch row, latch column, using /RAS, /CAS
- support Refresh
 - try to increase its speed (interleaving, FP mode, ...)

1- Read cycle



All timing parameters must be satisfied for correct operation.

2- write cycle




DRAM Access Modes

Fast Page Mode

Locations that are in the same row, need not to latch same row, could be accessed using faster FPM (3 times faster)

The need is only to latch column address, while keeping /RAS active (so) low to latch same row.

Fast Page Mode Timing




random Access Time $\sim 60-70\text{ns}$

Fast page Time $= 20-30\text{ns}$

Cost of Supporting Fast Page mode:

- 1 - Latch to accessed row
- 2 - Comparator to compare latched row with incoming row address



IF current access is not on same row
comparator out a miss.

DRAM must use random access mode
(latch need row, column,)

Refresh

DRAM uses array of capacitors
to store information, (due to
leakage) they must be refreshed.

- All rows in DRAM array must be recharged at a fixed period that is = $\frac{\text{refresh Time}}{\text{number of rows}}$

Assume a 1M DRAM, and refresh Time = 8ms,

Each row must be refreshed every $\frac{8 \text{ ms}}{1024} \approx 8 \mu\text{s}$


So in Fast Page mode, we cannot keep row active and $\overline{\text{RAS}} = 0$ more than 8 μs .

Example Find cost in time of refresh, assume refresh operation takes 120 ns.

$$\% \text{ cost} = \frac{120 \text{ ns}}{8 \mu\text{s}} \approx 1.5\%$$

Refresh Timing


CAS before RAS refresh



This will allow an internal counter to output the row (0 - 1024).


Increasing DRAM Performance Interleaving

1- No interleaving



2- Interleaving


- Can hide precharge time
- must use multiple Banks



Mapping Address to Banks

- If next address to same bank, we cannot use or (hide precharge) interleaving and must precharge row.
- must use Address mapping to fully utilize interleaving.

- 1- Low Address interleaving
 - select Banks around low address bits



Consecutive Addresses map to different Banks.

Address	
0	B ₀
1	B ₁
2	B ₂
3	B ₃
4	B ₀
5	B ₁

- good for vector processing
- most of precharge latency could be hidden (for accesses to diff Banks)

Example assume 4 banks, low order address interleaving, find

pre accessed bank $\neq$ 1 for


CPU Address = 3 A 5 A 2 E

Accessed bank = 2

A₃ A₂ A₁ A₀
1 1 1 0

2. Method 2: High order Address Interleaving

High order Address bits select Banks



- Consecutive addresses map to same Bank.

- NOT good for precharge latency hiding.

- okay for using Fast Page Mode (Same row, same bank)

Example find Bank, row numbers of

Address 3A5A2E, 3A5A2F

Bank #1 = 3

row = ~~1010 0101 1010~~ 1010 0101 1010

Bank #1 = 3

row = 1010 0101 1010

1010 0101 1010

Example: for ($i=0$; $i < 1000$; $i++$) {
 array $[i] = 5 \times i$;
 }

assume array $[0]$ is at Address 500
 and DRAM is $1M \times 8$, uses 4 bytes

row access Time = 40 ns , column access
 Time = 40 ns , Precharge Time = 30 ns

~~A~~ find To T_Q Time if
 A - use low order address interleaving
 B - use high order address
 interleaving

(use precharge, first page makes)

500 $\rightarrow$ hex / binary

$\rightarrow$ Bank #
 $\rightarrow$ row #

for high order interleaving

0 - 1023 $\rightarrow$ row 0

1024 - 2047 $\rightarrow$ row 1

row 0
row 1

500
 random + 501 - 1023
 F.P
 1024
 random + 1024 - 1500
 F.P

random

B.P

Time: $2 \times (40 + 40 + 30) + 998 \times (40)$

Low order Address Interleaving

array [0] = 500 $\rightarrow$ Bank $\overset{\text{random}}{\leftarrow} \text{row} + \text{col} + \text{Precharge}$

[1] = 501 $\rightarrow$ Bank $\leftarrow \text{row} + \text{col}$

[2] = 502 $\rightarrow$ Bank $\leftarrow \text{row} + \text{col}$

⋮

500 $\text{row} + \text{col}$ Precharge Bank₀

501 Precharge $\text{row} + \text{col}$ Bank₁

$\leftarrow \text{row} + \text{col}$

502 Precharge Access Bank₂

$\leftarrow \text{row} + \text{col}$

$$\text{Total Time} = (40 + 40 + 30) + 999 \times (40 + 40)$$

High order Address interleaving
with precharge

array [0] = 500 $\rightarrow$ Bank₀, row 0


array [999] = 1499 $\rightarrow$ Bank₀, row 1

same Bank

$$\text{Total Time} = (40 + 40 + 30) \times 1000$$

Performance of low order Address Interleaving using First Page Mode.

- Each bank latches a row
- if access in same row, use FPM



$$500 = 11110100$$

col ns B₀

$$row = \phi$$

$$S_{01} = B_{1,ro}$$

$$S_{02} = B_{2,ro}$$

$$S_{03} = B_{3,ro}$$

$$S_{04} = B_{0,ro} \quad \text{hit}$$

random

$$\text{Total Time} = 4 \times (40 + 40 + 30) + 996 \times (30)$$

First Access to bank = miss
random access

==