

Ryerson University
Department of Electrical and Computer Engineering
COE 758 – Digital Systems

Midterm Test

October 29, 2018

Name: _____ Student Number: _____ Section: _____

Time limit: 1 hour 50 min

Examiners: N. Mekhriel

Notes:

- a) Closed book.
- b) No calculators.
- c) Answer all questions in the space provided.

Marking: Each question=10

Q1-Compare the advantages and disadvantages of each of the following choices:-

10

A-Using address lines for DRAM versus address lines for SRAM

② DRAM address is Multiplexed less number of lines chip packaging small, but needs latches and slower compared to SRAM

② B-Using precharge interleaving versus fast page mode for Multi-bank DRAM

precharge no cost good for low order multi-bank interleaving, fast page needs comparator and row latch and good for high order interleaving and faster access

Name: _____

Section: _____

E-Using pages versus segmentation for virtual memory

② pages reduces transfer time less
Fragmentation but needs larger page table

Q2- A memory system uses 4MX8 DRAM with 2 banks mapped around low order address interleaving and fast page mode. Find the page hit rate of accessing the following addresses in sequence. The addresses are given in hex.

①

	row #	bank #	outcome
-52BC5A	52B	0	miss ②
-52AC5A	52A	0	miss ②
-52BC3B	52B	1	miss ②
-52AD78	52A	0	hit ②
52BD5F	52B	1	hit ②


hit rate = $\frac{40}{100}$

Name: _____

Section: _____

4

Q3-A-Draw the timing of accessing the above memory system of 52AC5A followed by 52AD78 using fast page mode assuming precharge TRP=4 cycles, TRC=3 Cycles and TCAC= 3 Cycles. Calculate total time in cycles for the two accesses.



$$T = TRP + TRC + 2TCAC = 4 + 3 + 6 = 13 \text{ cycles}$$

2

Name: _____

Section: _____

6

Q3-B-Explain the operation for each timing parameter in DRAM:-

② -TPR

precharge capacitors in row to Full potential

-TRC

② wait for Row to be decoded and activate row capacitors

-TCAC

② wait to decode Column and activate Sense Amp to get data


② C-Using larger cache block versus smaller cache block
Larger block gives better hit rate but increases transfer time

D-Using two way set associative cache versus direct mapped
Two way set associative better hit rate but needs more comparators and slower

6

Q4-A- Calculate the hit rate for two way set associative cache of size=16 words assuming block size=2 words and it uses LRU policy for the following sequence of accesses:-

15, 37, 14, 36, 78, 55, 79, 54



$$\text{index} = (A \div 2) \text{ mod } 4$$

- ① $15 \div 2 = 7 \text{ mod } 4 = 3$ miss
- ② $37 \div 2 = 18 \text{ mod } 4 = 2$ miss
- ③ 14 hit
- ④ 36 hit
- ⑤ $78 \div 2 = 39 \text{ mod } 4 = 3$ miss
- ⑥ $55 \div 2 = 27 \text{ mod } 4 = 3$ miss
- ⑦ 79 hit
- ⑧ 54 hit

Set 1

0		
1		
2	36	37
3	14	36

54 55

Set 0

0		
1		
2		
3	78	79

evict LRU

hit rate = $\frac{4}{8} = 50\%$

① each mistake

Name: _____

Section: _____

Q4-B- Calculate average access time for two level cache system assuming number of memory requests = 10,000 and 9200 were found in L1 cache, and 600 found in L2 if the following:-

4

L1 access time = 1 ns, L2 access time = 10 ns, and main memory access time = 100 ns.

$$M_1 = \frac{9200}{10,000} \times 100 = 92\%$$

$$M_2 = \frac{600}{9200} \times 100 = \frac{25}{100} = 2.5\%$$

$$T_{av} = T_{L1} + M_1 T_{L2} + M_1 M_2 T_M$$
$$= 1 + 0.92 \times 10 + 0.92 \times 0.025 \times 100$$


$$= 3.8 \text{ ns per access}$$

(-1) each mistake

Q5-A-Assume virtual memory size=16 KB and main memory size= 4 KB and page size=2KB. The content of page table from base=0,2,1,0,3,2,1,0 with most significant bit used as valid bit. Find page hit rate of the following (not in sequence):
507, 1053, 3100, 7500, 6210, 9840

Page Table

0	0	0
1	1	0
2	0	1
3	0	0
4	1	1
5	1	0
6	0	1
7	0	0




Access	VP #1	Fault/Hit
507	0	Fault
1053	0	Fault
3100	1	Hit
7500	3	Fault
6210	3	Fault
9880	4	Hit

page fault $\frac{2}{6} = 33\%$

P0 0-2048
P1 2048-4096
P2 4096-6144

P3 6144-8192
P4 8192-10250

4 Q5-B-Calculate the size of page table for 32 bit virtual address and 24 bit physical address if page size is 4KB and it uses 2 bits for valid and protection



offset = $\log_2 4K = 12$

VP address = $32 - 12 = 20$

of pages = 2^{20}

physical page address = $24 - 12 = 12$

size of page table = $2^{20} \times (12 + 2) = 1.66 \text{ MB}$

2

2