

Digital Systems Engineering COE758
Final Exam, Date: Dec 3, 2013

Time: 2 hours and 30 Minutes
Answer all the following questions
Calculators Allowed

Student Name _____

Q1 – =10 marks

Explain the reasons for the following:-

A-Set Associativity Improves cache Hit rate

Reduces conflict misses

B-Using LRU Improves Cache Hit rate

temporal locality

C-Using separate data and instruction cache has worse hit rate compared to unified cache, but gives better performance

eliminates a pipeline hazard when load & Fetch at same cycle

D-Write Allocate gives better performance than No Write Allocate

When Data is Read there is a chance that it will be used soon and WA will have it in cache

Q2- =12 marks

A- Calculate the total size of a 128 KB, two way set associative cache, if block size = 16 B, uses 1 dirty bit and assume processor address = 32 bit.

$$\text{number of blocks} = \frac{128 \text{ KB}}{16 \text{ B}} = 8 \text{ K}$$

each set 4k entries

$$\text{index Address} = \log_2 4 \text{ K} = 12 \text{ bits}$$



$$\text{tag size} = 32 - 12 - 4 = 16 + 1 \text{ dirty bit}$$


$$\text{size of tag} = 8 \text{ K} \times 17 \text{ bit} \approx 16 \text{ KB}$$

$$\text{Total size} = \text{Data} + \text{Tag} = 128 \text{ KB} + 16 \text{ KB} = 144 \text{ KB}$$

Q2-B- In the above cache, calculate the tag of an access to address 005E7000 HEX.


$$\text{Tag} = 005E = 16 \times 5 + 14 = 94 \text{ decimal}$$

Q2-C. Draw the block diagram of the above cache showing tags, data cache and buses connecting processor data and address to cache.



Q3- =12 Marks

A- Calculate the size of page table for 1 MB physical memory if page size= 16 KB, and page table uses 1 extra bit for valid. Assume processor Virtual address = 32 bits.




$$\text{offset} = \log_2 16KB = 14 \text{ bit}$$

$$\# \text{ of physical pages} = \frac{1MB}{16KB} = 64 \text{ pages}$$

$$\# \text{ of bits } \log_2 64 = 6 \text{ bits}$$


Size of page table = # of V. Pages X number of bits to point to a physical page + 1 valid

$$= 2^{18} \times 7 \text{ bits} = 256KB$$



Q4- = 10 Marks


A-Draw the timing diagram of Synchronous bus Read assuming device latency = 2 cycles, one cycle to send address and one cycle to send data.



OR

B-Explain by giving a block diagram the operation of a Central Arbiter and how a grant is generated for each device.

- Each Device Request The bus
- Central Arbiter only respond by giving a grant to the highest priority



$$\text{grant}_3 = \text{req}_3$$

$$\text{grant}_2 = \overline{\text{req}_3} \cdot \text{req}_2$$

$$\text{grant}_1 = \overline{\text{req}_3} \cdot \overline{\text{req}_2} \cdot \text{req}_1$$

C- What are the parameters that affect the transfer time of a block from hard disk

$$T = \text{seek Time} + \text{RPM} + \text{Bw of Transfer}$$

Q5=10 Marks

Q5-A- Explain how and why a DMA is used to transfer data from a device

how: 1- processor initialize DMA controller with Address + number of bytes to transfer
2- DMA takes control, Arbitrate for memory and start transfer data to/from Address until it finishes the size of transfer

3- it will interrupt the processor

why!- it saves processor time as it will NOT be involve in transfer

Q5-B-Why DMA use might cause problem to cache system

Data will be different from the Data cache (not coherent)

Q5-C- Assume a 1GHz processor that uses DMA to transfer 16 KB from H.D to Memory. The setup time of DMA transfer = 1000 cycles and the interrupt requires 400 cycles. The transfer rate is 2 MB/sec.

Calculate the fraction of processor time consumed in the transfer

Each transfer processor time
 = 1000 + 400 = 1400 cycles


Transfers per second = $\frac{2 \text{ MB}}{16 \text{ KB}} = 128$

time = $1400 \times 128 \times 100 \times 10^{-9}$
 = 0.18%

Q6=12 Marks

Q6-A- List the main components used in distributed shared memory multiprocessor system and draw a block diagram.

Processor, Cache, Memory, Directory, Network



Q6-B- Assume a shared memory distributed multiprocessor system and X1 in P1 memory, and X2 is in P2 memory. Give the directory state, bus operation and cache state for the following:-

- ① - P2 reads X1
 - ② - P1 reads X2
 - ③ - P1 Writes to X1
 - ④ - P2 reads X1
- (1) Bus Address X1, Read P2
 P2 C2 has X1 shared -
 P1 D1 label X1 shared
 (P1, P2)
- (2) bus has Address X2, Read
 P1 C1 has X2 label shared
 P2 D2 has X2 shared P1, P2

③ P_1 writes to X_1 ; Bus has Address X_1 , INV
 C_2 in P_2 mark X_1 as INV

P_1 = Cache has X_1 as EXCLUSIVE

D_1 = has X_1 as EXCLUSIVE

④ P_2 needs X_1 ; Bus Address X_1 , Read
 P_2 will have X_1 in C_2 labeled
shared

P_1 C_1 has X_1 as Shared

D_1 in P_1 has X_1 as shared between
 P_1, P_2