Digital Systems Engineering COE 758 Midterm 205

Time: 1 hour and 50 Minutes Each question=10 marks Answer all the following questions

V2115

$1 \quad Q$

-Briefly compare the advantages and disadvantages of the following:-

1-DRAM versus SRAM

2-Open page policy (Fast page mode) versus closed page with (autoprecharge)

3-direct mapped versus two way set associative cache

4-Using larger cache Block size

g-Virtual memory using Paging versus Segmentation

2- Could in prome per forme it high lit rate,
cont a compaction,
closed page simple, in now per forme ce

1 F no back complete

3- Direct mapped is fost, simple to upleat
wo way set ansociate his high hit rate

4- Large each block has higher hit rate
but increases this for the

Sufficient his low transfer the on fault,
segmentation has small segm. To ble

better protection

2 Q2-i


-A memory system uses 4-Banks with open page and low order address interleaving implemented with 1MX8 DRAM modules.

Find the page hit rate for the following sequence of the following addresses: 1200, 1201, 1600, 2401, 6501 and 7501 (find bank, row of each access)

Acces bouk# row# 1200 mis 1200 mis 1200 mis 20 mis

2.1 Q2-ii

- Draw the timing for SDRAM Read operation of location 1200 of above memory assuming: a page miss, precharge time = 3 cycles, bank activation=2 cycles, CAS delay=2 cycles and burst length=8.



3 Q3-i

-A Cache system uses two-way set associative organization with LRU policy. The total size of cache = 16 bytes and the block size = 2 bytes. For the following sequence of accesses, find the hit rate: 0, 12, 1, 11, 2, 3, 13, 10, 6,3

	<u>.</u>	73	A2AII	Model	Collin		La Cher
Accord 1000 1000 1000 1000 1000 1000 1000 10		j	Loca Paris Contraction of the Co	Wins 3 Wins 3 Wins 1 Wins Wins Wins Wins Wins Wins Wins Wins		3	2
				5			

•

•

3.1 Q3- ii

-Calculate the average access time of a memory system that uses a direct mapped cache with block size=64 Byte, speed= 1 ns, miss rate= 2and bus width= 64 bit. SDRAM precharge= 2 cycles, bank activation = 2 cycles, CAS latency= 2 cycles. Assume that each cache miss is a page miss access with burst,

cycles. Assume that each cache miss is a page miss access with burst, and speed = 200 Mtts.

=1+M, & TM =1+102X(6+8)(5) =1+1.4 =2.4 nx'

•

21/5/19

-A 32 KByte V.M. space, if main memory size = 16 KByte, page size = 4KByte and the content of page table starting from base is 0, 4, 3, 1, 2, 5, 7, 0 and MSB is used as valid bit. Find 1056, 3567, 4470, 5857, 21567, 25068 0-410 tradifical 111c-8K Accen VP71 8-12 #056 12-163 3567 (6-204 ht 20-245 441701 1-c(-25 6 int. 58571

4.1 Q4-ii

-Calculate the size of fully associative TLB that has 64 entry for a 40 bit virtual address and a 32 bit physical address if page size is 4 KB and it uses 4 bits for protection, valid and modify.

