Register-Level Design

A digital system can be treated at different level of abstraction or complexity. So far, we have seen it at the gate level and the transistor level.

At a higher level than the gate level, we have the register level. The central component at this level is an n-bit storage device, or *register*.

Transistor Level	Transistor
Gate Level	Logic Gate

Register Level Register

Pogistor

Higher level of abstraction

Logic Circuit for the 74X181 ALU



Page 2

From the logic circuit for the 74X181, we can write

$$F_{0} = (M + C_{n}) \varpi \overline{(a_{0} + B_{0}S_{0} + \overline{B}_{0}S_{1})} \varpi \overline{(A_{0}\overline{B}_{0}S_{2} + A_{0}B_{0}S_{3})}$$

which gives little information on what functions the circuit perform.

Using a truth table to describe the functions of the circuit is not a good idea either as the circuit has 14 inputs, which means the truth table will have 2^{14} =16384 rows!

The 74X181 is actually a 4-bit ALU which performs 32 different arithmetic and logical operations on two 4-bit inputs $A = A_3 A_2 A_1 A_0$ and $B = B_3 B_2 B_1 B_0$, producing the result $F = F_3 F_2 F_1 F_0$.

The operation to be performed is determined by the control signals M and $S = S_3 S_2 S_1 S_0$. In particular, the mode control signal M is set to 1 for logical operations, and 0 for arithmetic operations. The select control signal S is use to select the required operation.

Register-Level Model of the 74X181 ALU



74X181 Arithmetic and Logical operations

	SELECTION		ACTIVE-HIGH DATA						
			M = H	M = L; ARITHMETIC OPERATIONS					
S 3	S 2	S1	S 0	LOGIC FUNCTIONS	C _n = H - (no carry)	C _n = L (with carry)			
L	L	L	L	F = A	F = A	F = A PLUS 1			
L	L	L	н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1			
L	L	н	L	F = ĀB	F = A + B	F = (A + B) PLUS 1			
L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO			
L	н	e E	L	F - AB	F = A PLUS AB	F - A PLUS AB PLUS 1			
L	н	L	н	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1			
L	н	н	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B			
L	н	н	н	F = A8	F = AB MINUS 1	F - AB			
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1			
н	L	L	н	F = A 🕀 B	F = A PLUS B	F = A PLUS B PLUS 1			
н	L	н	L	F = 8	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1			
н	L	н	н	F = AB	F = AB MINUS 1	F = AB			
н	н	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1			
н	н	Ľ	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1			
н	н	н	L	F = A + 8	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1			
н	н	н	н	F = A	F = A MINUS 1	F=A			

[†]Each bit is shifted to the next more significant position.

Register-level design is geared toward the processing of words as the basic units of information or signals. In contrast, in gate-level design individual bits are treated as basic signals.

The word length is register-level design varies, but it is always a multiple of 4.

Another important aspect of register-level design is the data-flow representation which views the function of a digital circuit as processing data words that flow between computational and storage devices. The computational devices are typically multifunction combinatorial circuits (e.g. the ALU), and the storage devices are registers.

To manage these devices and control the data flow, control signals and circuits that generate these signals are required.

Complex digital circuits can be divided into a data-processing (DP) part and a control part (CU) at the register level.



Example of a small processor



The behavior of a register-level circuit can be described using behavioral style VHDL code.

For example, the operations of ALU of the small processor can be described using the following VHDL code:

```
if ADD = '1' then
   C <= A + B;
elsif SUB = '1' then
   C <= A - B;
end if;

if overflow_occurs then
   OVF <= 1;
end if;</pre>
```

Basic components of register-level design:

Basic register-level component types: (a) combinational; (b) sequential.

Component type	Functions
Word gate	Logical (Boolean) operations: AND, OR, NOT, NAND, EXCLUSIVE-OR, etc.
Multiplexer	Data selection and routing: Boolean function generation
Decoder/encoder	Data format conversion
Adder	Binary addition and subtraction
Comparator	Data comparison
ALU	Arithmetic and logical operations
8. 5. 8 6. 4	

(a)

Component type Functions

(Parallel) register Data storage Shift register Counter

Data storage and format conversion Control state generation; arithmetic operations; timing

Component Expansion by Bit Slicing



Shift Register Expansion using Bit Slicing



Datapath Units (DP)

DP's are used to move and process data (in words).



(a)



Some datapath configurations: (a) an accumulator; (b) a three-stage pipeline.



A more detailed logic diagram for the accumulator-based datapath



A 16-bit datapath unit to execute a small instruction set.

Control Units (CU)

CU's direct the operations of DP's through a set of output control signals.



The Control Unit (CU) has a well-defined and fairly small set of states and is often implemented as a FSM.



Example: A CU for a 4-word LIFO stack.



(a)



Programmable CU





A programmable implementation of a control unit for the stack memory.

Alternative Programmable CU for the 4-Word LIFO Stack



	E		EPROM Contents									
a4	a3	a2	a1	a0	d7	d6	d5	d4	d3	d2	d1	d0
push	рор	Pres	sent S	State						Ne	ext Sta	ate
w1	wÓ	y2	y1	y0			RS	LS	Е	Y2	Y1	Y0
0	0	0	0	0			0	0	0	0	0	0
0	0	0	0	1			0	0	0	0	0	1
0	0	0	1	0			0	0	0	0	1	0
0	0	0	1	1			0	0	0	0	1	1
0	0	1	0	0			0	0	0	1	0	0
0	0	1	0	1			Х	Х	Х	Х	Х	Х
0	0	1	1	0			Х	Х	Х	Х	Х	Х
0	0	1	1	1			X	X	X	X	X	X
0	1	0	0	0			0	0	1	0	0	0
0	1	0	1				0	1	0	0	0	1
0	1	0	1	1			0	1	0	0	1	
0	1	1	0	6			0	1	0	0	1	1
0	1	1	ñ	1			v	I Y	v	v	ı Y	Y
Ő	1	1	1	ò			X	X	X	x	x	X
õ	1	1	1	1			X	X	X	X	X	X
1	Ó	Ó	Ó	Ó			1	Ô	Ô	0	0	1
1	0	0	0	1			1	0	0	0	1	0
1	0	0	1	0			1	0	0	0	1	1
1	0	0	1	1			1	0	0	1	0	0
1	0	1	0	0			0	0	1	1	0	0
1	0	1	0	1			Х	Х	Х	Х	Х	Х
1	0	1	1	0			Х	Х	Х	Х	Х	Х
1	0	1	1	1			Х	Х	Х	Х	Х	Х
1	1	0	0	0			Х	Х	X	X	X	X
1	1	0	1				X	X	X	X	X	X
1	1	0	1	1			X	X	X	X	X	X
1	1	1	0	0			A Y	A Y	A Y	× ×	A V	A Y
1		1	Ő	1			A X	A Y	A X	× ×	^ Y	A X
	1	1	1	0			x	x	x	x	x	x
1	1	1	1	ĩ			X	X	X	X	X	X

The Architecture Level

At the next higher level, we have the architecture level. This level deals with memories and processing units that store and process blocks of data words known as *program instructions* and *program data*.

The interconnection of the digital system to the outside world is also dealt with at this level through input/output circuits.

The major components at this level are: CPU, memory and I/O circuits. The operations of these components are determined by executing a series of control words, or program instructions.

Overall architecture of a digital computer.



The primary function of the CPU is to fetch instructions from the main memory and execute them.

The CPU can be divided into 2 parts: the control part and the data part.

The control part is called the *instruction unit (I-unit)*. It contains an instruction register (IR), a program counter (PC), an instruction decoder.

The data part is called the *execution unit* (*E-unit*). It contains at least a datapath and a set of registers for temporary data storage. Some E-units also contain a fast local memory called the *cache memory*.



The Instruction Unit (I-Unit)

The I-unit is responsible for generating the control signals to ensure the proper operations and correct data flow are performed on the input data.

Its components are:

- Instruction register
- Program counter
- Instruction decoder
- Address generator



In order to perform computing operations, a CPU executes instructions from a program written in its *machine language*. The machine language of a CPU is simply a collection of instructions (called the *instruction set*) that define all the possible operations of the CPU.

A typical sequence of operations performed by the I-Unit is:

- 1. Load the location (address) of the first instruction of the program into the Program Counter (PC).
- 2. Load the instruction into the Instruction Register (IR).
- 3. Initiate the instruction decoder to decode the instruction so that the appropriate control and address signals for the datapath unit are generated.
- 4. Increment the value of the Program Counter (PC) by 1.
- 5. Repeated Steps 2 to 4 until the end of the program is reached.

The datapath consists of at least 2 main components: the register file, and the ALU.

- The ALU performs logical and arithmetic operations on the input data.
- The register file provides a set of fast local storage locations.

The interconnections of these units determine the allowable data flow paths. The properties of these units and how they are connected together define the *architecture* of the CPU.

Some datapaths also contain a local memory called the *cache memory*. It allows the CPU to access the main memory (M) more efficiently.

Instruction Set

The instruction set of a CPU is determined by its architecture.

A machine language instruction is a binary-encoded word. In other words, it is just a binary code. The code is derived from the property of the datapath and the data flow paths.

A machine language instruction usually consists of two parts: the *opcode* and the *operand*. Some instructions do not have operands.

For example:

The processor in Lab 7 uses 8-bit machine language instructions. For instructions with operands, the most significant 4 bits used as opcode and the remaining 4 bits as operand. For instructions without operands, the most significant 4 bits and the least significant bit form a 5-bit opcode.

The instruction set of a typical commercial CPU is quite large, but can be categorized into the following groups:

- 1. Data-transfer instructions (load, store and I/O)
- 2. Data-processing instructions (arithmetic and logic operations)
- 3. Program-control instructions (conditional and unconditional branching)

General Instruction Cycle



Example:

Program Segment:

- ADD R2, R1 ; R1 := (R1) + (R2)
- STO R1, FFFF ; (FFFF) := R1
- JMP 2167 ; Jump to address 2167





(a) Fetching and (b) executing a register-to-register add instruction.



(a), (b) Fetching and (c) executing the store instruction.





(a), (b) Fetching and (c) executing the store instruction.

Structure of Typical I-Units

The I-unit is responsible for controlling the entire instruction cycle. The actions to be taken depend on the instructions being executed.

An I-unit may be either *hardwired*, or *microprogrammed*.

Hardwired I-units: amount of hardware is minimized, speed is maximized.

Microprogrammed I-units: flexible and expandable.



Internal structure of an I-unit: (a) hardwired; (b) microprogrammed.

In a microprogrammed I-unit, the machine language instruction of the processor is used to access a *microcode sequence* to perform a series of operations. The microcode sequence is stored in a microcode ROM called the *control memory (CM)*.

The microcode basically contain values of control signals for the CPU.



A typical microcode consists of a series of bits of the form:

$$c_0 c_1 c_2 c_3 \cdots c_{q-2} c_{q-1}$$
 next_addr

where

 c_i = the desired value (0 or 1) of some control signal for the CPU

 $next _ addr = the address in CM of the next microcode$

A group of microcode that performs a specific task is called a *microprogram*. The collection of all microprograms of a CPU is called its *firmware*.