


# Logic Optimization and Implementation Optimization Using Karnaugh Map

Concept: any two min or Max terms could be reduced to one term if they differ in one variable


$$\text{Example: } X_1 \cdot !X_2 \cdot X_3 + X_1 \cdot !X_2 \cdot !X_3 = X_1 \cdot !X_2$$

$$(X_1 + !X_2 + X_3) \cdot (X_1 + !X_2 + !X_3) = X_1 + !X_2$$




## K-Map for 4 input variables

Example:  $\sum 0, 2, 3, 6, 7, 8, 10, 15$



## K-Map for 5 input variables


Example:  $\sum 2, 3, 6, 7, 9, 13, 18, 19, 22, 23, 24, 25, 29$



©N. Mekhiel

## K-Map for 4 input variables


Example:  $\sum 2, 3, 5, 6, 7, 10, 11, 13, 14$



©N. Mekhiel

## K-Map for 4 input variables

Example:  $\prod 0, 1, 4, 8, 9, 12, 15$



©N. Mekhiel

# Optimization of Incompletely Specified Functions

Gives more flexibility and therefore better optimization

DO NOT CARE conditions could be 0 or 1

Example:  $\sum 2, 4, 5, 6, 10 + D(12, 13, 14, 15)$

$$F = \text{Sum of } 2, 4, 5, 6, 10 \\ + D(12, 13, 14, 15)$$


		X3X4				
		00	01	11	10	
X1X2		00	0	1	3	
01	00	4	(1)	(1)	7	(1)
	01	12	(D)	(D)	(D)	(D)
11	00	5	(1)	13	15	14
	01	8	9	11	10	(1)

## Multiple Output Circuits

Could share circuits, different from optimization of individual functions

$$F_1 = \sum 1, 3, 5, 6, 7, 13, 15$$

$$F_2 = \sum 1, 3, 6, 9, 11, 13, 15$$




## Using NAND and NOR ONLY

SUM OF PRODUCT COULD USE NAND ONLY  
(NAND-NAND, rather than AND-OR)  
PRODUCT OF SUMS COULD USE NOR ONLY  
(NOR-NOR, rather than OR-AND)


$$F = X_1 \cdot X_2 + X_3 \cdot X_4 = \overline{\overline{(X_1 \cdot X_2) + (X_3 \cdot X_4)}}$$

$$= \overline{(\overline{X_1} \cdot \overline{X_2}) \cdot (\overline{X_3} \cdot \overline{X_4})}$$



$$F = (X_1 + X_2) \cdot (X_3 + X_4) = \overline{\overline{(X_1 + X_2) \cdot (X_3 + X_4)}}$$


$$= \overline{(\overline{X_1 + X_2}) + (\overline{X_3 + X_4})}$$



## **Using NAND and NOR ONLY**

ANY GATE COULD BE CONSTRUCTED USING NAND GATES


ANY GATE COULD BE CONSTRUCTED USING NOR GATES



## Multi-Level Synthesis

Using Factoring: For large number of inputs and to reduce wire complexity but it increases circuit delay


$$\begin{aligned} F &= X_1 \cdot !X_2 \cdot X_3 \cdot !X_4 \cdot X_5 \cdot X_6 + X_1 \cdot X_2 \cdot !X_3 \cdot !X_4 \cdot !X_5 \cdot X_6 \\ &= X_1 \cdot !X_4 \cdot X_6 \cdot (!X_2 \cdot X_3 \cdot X_5 + X_2 \cdot !X_3 \cdot !X_5) \end{aligned}$$



## Multi-Level Synthesis


Using Decomposition: Converts large circuit to several subcircuits to reduce circuit complexity but it increases circuit delay

$$F(X_1, X_2, X_3, X_4) = H(G(X_1, X_2), X_3, X_4)$$



$$F = \overline{X_1} \cdot X_2 \cdot X_3 + X_1 \cdot \overline{X_2} \cdot X_3 + X_1 \cdot X_2 \cdot X_4 + \overline{X_1} \cdot \overline{X_2} \cdot X_4$$

$$= (\overline{X_1} \cdot X_2 + X_1 \cdot \overline{X_2}) \cdot X_3 + (X_1 \cdot X_2 + \overline{X_1} \cdot \overline{X_2}) \cdot X_4 \quad \text{assume } G = \overline{X_1} \cdot X_2 + X_1 \cdot \overline{X_2}$$



DECOMPOSITION


## Implement $F = !X_2.X_3 + X_1.\bar{X}_2.X_4$ Using VHDL IN FPGA

```
ENTITY Funct IS
    PORT(X1,X2,X3,X4 : IN STD_LOGIC;
         F           : OUT STD_LOGIC);
END Funct;

ARCHITECTURE LogicFunction OF Funct IS
BEGIN
    F<=(NOT X2 AND X3) OR (X1 AND NOT X2 AND X4);
END LogicFunction;
```

©N. Mekhiel

# Implement $F = !X_2.X_3 + X_1.\!X_2.X_4$ Using VHDL IN FPGA




©N. Mekhiel

CH4 4-4, 410, 4-12, 4-14, 4-22

Find Optimal design for  $\sum 0, 2, 8, 9, 10, 15 + D(1, 3, 6, 7)$

$$F = !X_2 \cdot !X_3 + !X_2 \cdot !X_4 + X_2 \cdot X_3 \cdot X_4$$

$$F = (!X_2 + X_3) \cdot (!X_2 + X_4) \cdot (X_2 + !X_3 + !X_4)$$




©N. Mekhiel

4-10

$$F = X_1 \cdot X_2 \cdot !X_3 + !X_1 \cdot X_2 \cdot X_4 + X_1 \cdot !X_2 \cdot X_4 + X_1 \cdot X_3 \cdot !X_4 + !X_1 \cdot X_3 \cdot X_4 + X_1 \cdot X_3 \cdot !X_4$$

4-12 Two outputs:  $f = \sum 0, 2, 4, 6, 7, 9 + D(10, 11)$   
 $g = \sum 2, 4, 9, 10, 15 + D(0, 13, 14)$



©N. Mekhiel