LAB 7 TUTORIAL SIMPLE PROCESSOR

OVERVIEW

In this lab we will implement a simple 8-bit microprocessor. We will use the processor to calculate the average of 4 numbers x1, x2, x3, and x4 as instructed in example 1 in the lab manual. We will also use the processor to implement the for loop in example 2 in the lab manual. The inputs are entered in the simulation phase through the Quartus II waveform editor.

Our implementation of the 8-bit microprocessor consists of:

- 1. 8-bit registers R1 and RC to store data.
- 2. An 8-bit ALU to perform operations on its inputs A and B.
- 3. An 8-bit ACC register in which intermediate operations are stored and fed back to the ALU.
- 4. A control unit to execute instructions pointed to by the Program Counter (PC).

PROCEDURE

- Please follow the following instructions to implement the 8-bit microprocessor:
 - 1. Create a new folder "Lab7" in your "BME328" folder.
 - 2. Open the Quartus II software, and using the new project wizard, create a new project "Lab7" in your "Lab7" folder.

MAKE SURE THAT YOU CHOOSE THE "EP2C35F672C6" DEVICE IN THE PROJECT WIZARD.

1. Register R1

Please follow the following instructions to implement Register R1:

- 1. Create a new VHDL file in your "Lab7" project (File > New > VHDL File).
- 2. Type the following in the Text Editor and save file as "R1.vhd":

```
1
   library ieee;
 2
   use ieee.std logic 1164.all;
 3
 4
   entity Rl is
 5
       port (
              D : in std_logic_vector(7 downto 0);
LD_Rl : in std_logic;
clk : in std_logic;
Q : out std_logic_vector(7 downto 0)
 6
 7
 8
9
10
              );
11 end R1;
12
13 architecture Behavior of Rl is
14 begin
15
       process (LD R1)
         begin
16
              if (clk'EVENT and clk = 'l') then
17
18
                   if (LD R1 = '1') then
19
                       Q <= D;
                   end if;
20
21
              end if;
22
         end process;
23 end Behavior;
24
```

- 3. Set "R1.vhd" as the top-level entity. You can do this by right-clicking on "R1.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Set at Top-Level Entity".
 - 4. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 5. Create a symbol for your "R1.vhd" file. You can do this by right clicking on "R1.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
 - 6. Create a new University Program VWF (File > New > University Program VWF).
 - 7. Simulate "R1.vhd" and make sure that your simulation results match the results shown below.
 - 8. Save the VWF file as "R1.vwf" in your "Lab7" folder and take screenshots of your code and your simulation results.



2. Register RC

- i Please follow the following instructions to implement Register RC:
 - 1. Create a new VHDL file in your "Lab7" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save file as "RC.vhd":

```
library ieee;
 1
 2
   use ieee.std logic 1164.all;
 3
   use ieee.numeric_std.all;
 4
 5
    entity RC is
                         : in unsigned (7 downto 0);
: in std_logic;
: in std_logic;
: in std_logic;
 6
       port ( D
                 LD RC :
 7
                 Dec_RC :
 8
                        :
                 clk
9
                                out unsigned (7 downto 0));
10
                 0
                         .
11
   end RC;
12
13 architecture Behavior of RC is
14 signal Q_signal: unsigned (7 downto 0);
15 begin
        process (clk, LD RC, Dec RC)
16
17
        begin
            if (clk'EVENT and clk = 'l') then
    if (LD_RC = 'l') then
18
19
20
                      Q signal <= D;
                 elsif (Dec RC = '1') then
21
                     Q_signal <= Q_signal - 1;
22
23
                 end if;
             end if;
24
25
        end process;
26
        Q <= Q signal;
27 end Behavior;
28
```

- 3. Set "RC.vhd" as the top-level entity. You can do this by right-clicking on "RC.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Set at Top-Level Entity".
 - 4. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 5. Create a symbol for your "RC.vhd" file. You can do this by right clicking on "RC.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
 - 6. Create a new University Program VWF (File > New > University Program VWF).
 - 7. Simulate "RC.vhd" and make sure that your simulation results match the results shown below.
 - 8. Save the VWF file as "RC.vwf" in your "Lab7" folder and take screenshots of your code and your simulation results.



3. ALU

- Please follow the following instructions to implement the ALU:
 - 1. Create a new VHDL file in your "Lab7" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save file as "ALU.vhd":

```
1
    library ieee;
   use ieee.std logic 1164.all;
 2
   use ieee.numeric std.all;
 3
 4
    use ieee.std logic unsigned.all;
 5
    entity ALU is
 6
               (A, B : in
ALU_Opcode : in
Output_bus : out
                                     std_logic_vector(7 downto 0);
std_logic_vector(3 downto 0);
std_logic_vector(7 downto 0));
 7
         port (A, B
 8
 9
   end ALU;
10
11
   architecture Behavior of ALU is
12
13
         signal ALU Result : std logic vector(7 downto 0);
14 begin
15
         process (A, B, ALU_Opcode)
16
         begin
17
              case (ALU Opcode) is
18
                  when "0000" => ALU Result <= B;
                  when "0001" => ALU Result <= B;
19
                  when "0010" => ALU Result <= A + B;
20
                  when "0011" => ALU Result <= A - B;
21
                  when "0100" => ALU Result <= A + 1;
22
                 when "0101" => ALU_Result <= A - 1;
23
                 when "0110" => ALU Result <= B;
24
25
                 when "0111" => ALU Result <= A and B;
                 when "1000" => ALU_Result <= A or B;
26
27
                  when "1001" => ALU Result <= A xor B;
                  when "1010" => ALU Result <= A nand B;
28
                  when "1011" => ALU Result <= B;
29
                  when "1100" => ALU Result <= B;
30
31
                  when "1101" => ALU Result <= B;
32
                  when "1110" => ALU Result <= B;
                  when "1111" => ALU_Result <= B;
33
34
             end case;
35
         end process;
         Output_bus <= ALU_Result;
36
37
   end Behavior;
```

- 3. Set "ALU.vhd" as the top-level entity. You can do this by right-clicking on "ALU.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Set at Top-Level Entity".
 - 4. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 5. Create a symbol for your "ALU.vhd" file. You can do this by right clicking on "ALU.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
 - 6. Create a new University Program VWF (File > New > University Program VWF).
 - 7. Simulate "ALU.vhd" and make sure that your simulation results match the results shown below.
 - 8. Save the VWF file as "ALU.vwf" in your "Lab7" folder and take screenshots of your code and your simulation results.



4. ACC

- Please follow the following instructions to implement the ACC:
 - 1. Create a new VHDL file in your "Lab7" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save file as "ACC.vhd":

```
1
   library ieee;
   use ieee.std logic 1164.all;
 2
 3
   use ieee.numeric std.all;
 4
   entity ACC is
 5
                                                         : in unsigned(7 downto 0);
 6
     port
                (D
                                                   : in std_logic;
: out unsigned(7 downto 0));
 7
                 SHL ACC, SHR ACC, clk, reset
 8
                 0
9
   end ACC;
10
11
   architecture Behavior of ACC is
        signal store_signal : unsigned (7 downto 0) := (others => '0');
12
13 begin
14
        process (SHL_ACC, clk, reset, SHR_ACC, D)
15
        begin
            if (reset = '0') then
16
17
                 store signal <= "00000000";</pre>
             elsif ((reset = 'l') and (rising edge(clk))) then
18
                 store_signal <= D;</pre>
19
                 if (SHL ACC = '1') then
20
21
                     store_signal <= store_signal sll 1;</pre>
                 end if;
22
                 if (SHR_ACC = '1') then
23
24
                     store signal <= store signal srl 1;</pre>
25
                 end if;
26
            end if;
27
        end process;
28
        Q <= store_signal;</pre>
29 end Behavior;
```

3. Set "ACC.vhd" as the top-level entity. You can do this by right-clicking on "ACC.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Set at Top-Level Entity".

- 4. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
- 5. Create a symbol for your "ACC.vhd" file. You can do this by right clicking on "ACC.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
- 6. Create a new University Program VWF (File > New > University Program VWF).
- 7. Simulate "ACC.vhd" and make sure that your simulation results match the results shown below.
- 8. Save the VWF file as "ACC.vwf" in your "Lab7" folder and take screenshots of your code and your simulation results.

	0 ps					1.0 us							
	DS .												
dk													
D							00000110						
reset													
SHL_ACC													
SHR_ACC													
Q	00000000	X00000110X000	<u>00011 X 00000 001 X</u>		00000110	X0000110	0 <u>X00011000</u> X			000001	10		

5. Control Unit (Example 1)

- Please follow the following instructions to implement the Control Unit for Example 1 (average of 4 inputs):
 - 1. Create a new VHDL file in your "Lab7" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save file as "PC_comb_ckt_example1.vhd":

```
library ieee;
use ieee.std_logic_1164 .all;
   1
    2
    2
                     entity PC_comb_ckt_example1 is
   5
                                                      Clock, Resetm : in std_logic;
RC : in std_logic_vector (7 downto 0);
s : out std_logic_vector (2 downto 0);
Dec_RC, LD_R1, LD_RC, SHL_Acc, SHR_Acc : out std_logic
    6
    Â.
 10
                                                        1 :
 11
12
                     end PC_comb_ckt_example1 ;
                     architecture Behavior of PC_comb_ckt_example1 is
    type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11,
13
                     type state_type
s12, s13);
14
15
                                      signal y:
signal control_signal :
signal Op:
                                                                                                                                                                        state_type ;
                                                                                                                                                                            std_logic_vector (8 downto 0);
std_logic_vector (7 downto 0) := X"00";
16
17
                                                     process (Clock, Resetn)
begin
 18
                                       begin
 19
20
                                                                      if (Resetn = '0') then
 21
22
23
24
25
                                                                       if (Resets = '0') then
    y <= s0;
elsif (Clock 'EVENT and Clock = '1') then
    case y is
    when s0 => y <= s1;
    when s1 => y <= s2;
    when s2 => y <= s2;
    when s2 => y <= s4;
    when s4 => y <= s5;
    when s5 => y <= s6;
    when s5 => y <= s7;
    when s5 => y <= s7;
    when s5 => y <= s7;
    when s6 => y <= s7;
    w
26
27
28
 29
30
                                                                                                            when s6
when s7
when s8
31
32
33
34
35
                                                                                                                                               => y <= s7;
                                                                                                                                               => y <= s8;
=> y <= s9;
                                                                                                            when s9 => y <= s10;
when s10 => y <= s11;
                                                                                                            when s11 => y <= s12;
when s12 => y <= s12;
when s12 => y <= s13;
when s13 =>
 36
37
38
39
40
41
                                                                                                                            if (Resetn = '0') then
                                                                                                                          y <= s0;
end if;
                                                                        end case;
end if;
42
43
44
45
46
47
48
49
50
51
52
                                                       end process ;
                                                       process (y)
begin
                                                                       case y is
when s0
when s1
when s2
                                                                                                                                              =>
                                                                                                                                                                                                              -- rest
                                                                                                                             ⇒
                                                                                                                                                                                                              -- load R1 0
                                                                                                                                                                                                              -- load X1
-- add
-- load X2
53
54
55
                                                                                           when s3
when s4
when s5
                                                                                                                             Op <= X*00"; -- load X2
Op <= X*02"; -- add
Op <= X*02"; -- add
Op <= X*02"; -- load X3
Op <= X*02"; -- load X4
Op <= X*00"; -- load X4
                                                                                           when s6
when s7
                                                                                                                             =>
 56
57
                                                                                           when s8 =>
when s9 =>
when s10 =>
58
59
60
61
62
63
                                                                                                                                                Op <= X"OC";
Op <= X"OC";
Op <= X"OC";
Op <= X"OF";
                                                                                             when sll =>
                                                                                                                                                                                                                -- SRA
                                                                                           when s12 =>
when s13 =>
                                                                                                                                                                                                             -- SRA
-- rest
64
65
                                                                         end case:
```

CONTINUED ON NEXT PAGE

66	case Op is		
67	when X"00" => control_signal	<=	"000010000";LDR1
68	when X"01" => control_signal	<=	"000100000" ;LDRC
69	when X"02" => control signal	<=	"000000010";ADDA
70	when X"03" => control_signal	<=	"000000011";SUBA
71	when X"04" => control signal	<=	"000000100";INCA
72	when X"05" => control signal	<=	"000000101";DECA
73	when X"06" => control_signal	<=	"001000000" ;DEC RC
74	when X"07" => control_signal	<=	"000000111";ANDA
75	when X"08" => control signal	<=	"000001000";ORA
76	when X"09" => control signal	<=	"000001001";XORA
77	when X"OA" => control_signal	<=	"000001010";NANDA
78	when X"OB" => control_signal	<=	"010000000";SLA
79	when X"OC" => control signal	<=	"100000000";SRA
80	when X"OD" => control signal	<=	"000000000";BNEQ
81	when others => control_signal	<=	"000000000";REST
82	end case;		
83	end process ;		
84	<pre>s <= control signal (3 downto 0);</pre>		
85	LD R1 <= control signal (4);		
86	LD RC <= control signal (5);		
87	Dec RC <= control signal (6);		
88	SHL Acc <= control signal (7);		
89	SHR Acc <= control signal (8);		
90	end Behavior;		
91			

END OF VHDL FILE FOR CONTROL UNIT (EXAMPLE 1)

- i 3. Set "PC_comb_ckt_example1.vhd" as the top-level entity. You can do this by rightclicking on "PC_comb_ckt_example1.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Set at Top-Level Entity".
 - 4. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 5. Create a symbol for your "PC_comb_ckt_example1.vhd" file. You can do this by right clicking on "PC_comb_ckt_example1.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
 - 6. Create a new University Program VWF (File > New > University Program VWF).
 - 7. Simulate "PC_comb_ckt_example1.vhd" and make sure that your simulation results match the results shown below.
 - 8. Save the VWF file as "PC_comb_ckt_example1.vwf" in your "Lab7" folder and take screenshots of your code and your simulation results.



6. Control Unit (Example 2)

- Please follow the following instructions to implement the Control Unit for Example 2 (for loop):
 - 1. Create a new VHDL file in your "Lab7" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save file as "PC_comb_ckt_example2.vhd":

```
library ieee;
use ieee.std_logic_1164 .all;
  1
  23
          entity PC_comb_ckt_example2 is
  5
                  por
                         Clock, Resetn : in std_logic;
RC : in std_logic_vector (7 downto 0);
s : out std_logic_vector (3 downto 0);
Dec_RC, LD_R1, LD_RC, SHL_Acc, SHR_Acc : out std_logic
  6
  q
10
11
12
                          );;
          end PC_comb_ckt_example2 ;
13
14
15
16
17
          architecture Behavior of PC_comb_ckt_example2 is
                type state_type
signal y:
signal control_signal:
signal Op:
                                                                                   is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
                                                                                  state_type;
std_logic_vector (8 downto 0);
std_logic_vector (7 downto 0) := X"00";
                  begin
18
19
                         process (Clock, Resetn)
begin
if (Resetn = '0') then
20
21
22
                                  y \le s0;
elsif (Clock'EVENT and Clock = '1') then
23
24
25
26
27
28
29
30
                                         31
32
33
34
35
                                                   when s8
if
                                                                    =>
                                                          36
37
38
                                                          y <= s9;
end if;
                                                   when s9 =>
39
40
                                                          if (Resetn = '0') then
                                                          y <= s0;
end if;
end case;
end if;
                          end process ;
                          process (y)
begin
                                 case y is
when s0
when s1
when s2
when s3
                                                          => Op <= X"0F"; -- rest
=> Op <= X"0T"; -- rest
=> Op <= X"00"; -- load rl x
=> Op <= X"00"; -- rest
=> Op <= X"00"; -- rest
=> Op <= X"0F"; -- rest
=> Op <= X"0F"; -- rest</pre>
                                           when s4
when s5
when s6
                                           when s7
                                            when s8
                                            when s9
                                   end
                                           case ;
                                 case Op is
   when X"00" => control_signal <= "000010000"; --LDR1
   when X"01" => control_signal <= "000100000"; --LDRC
   when X"02" => control_signal <= "00000010"; --ADDA
   when X"03" => control_signal <= "000000011"; --SUBA</pre>
65
```

CONTINUED ON NEXT PAGE

67	when X"04" => control_signal	<=	"000000100";	INCA											
68	when X"05" => control_signal	<=	"000000101";	DECA											
69	when X"06" => control_signal	<=	"001000000";	DEC_RC											
70	<pre>when X"07" => control_signal</pre>	<=	"000000111";	ANDA											
71	<pre>when X"08" => control_signal</pre>	<=	"000001000";	ORA											
72	<pre>when X"09" => control_signal</pre>	<=	"000001001";	XORA											
73	when X"OA" => control_signal	<=	"000001010";	NANDA											
74	<pre>when X"0B" => control_signal</pre>	<=	"010000000";	SLA											
75	<pre>when X"0C" => control_signal</pre>	<=	"100000000";	SRA											
76	<pre>when X"OD" => control_signal</pre>	<=	"001000010";	BNEQ											
77	when others => control_signal	<=	"000000000";	REST											
78	end case;														
79															
80															
81	end process ;														
82	2 -														
83	3 s <= control signal (3 downto 0);														
84	4 LD R1 <= control signal (4);														
85	LD RC <= control signal (5);														
86	Dec RC <= control signal (6);														
87	SHL Acc <= control signal (7);														
88	SHR Acc <= control signal (8);														
89	end Behavior;														
0.0															

END OF VHDL CODE FOR CONTROL UNIT (EXAMPLE 2)

- 3. Set "PC_comb_ckt_example2.vhd" as the top-level entity. You can do this by rightclicking on "PC_comb_ckt_example2.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Set at Top-Level Entity".
 - 4. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 5. Create a symbol for your "PC_comb_ckt_example2.vhd" file. You can do this by right clicking on "PC_comb_ckt_example2.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
 - 6. Create a new University Program VWF (File > New > University Program VWF).
 - 7. Simulate "PC_comb_ckt_example2.vhd" and make sure that your simulation results match the results shown below.
 - 8. Save the VWF file as "PC_comb_ckt_example2.vwf" in your "Lab7" folder and take screenshots of your code and your simulation results.

	0 ps 400,0 ns														800.0 ns																										
	os																																								
Clock												1		1												1		1		L		L		1		1				1	
Resetn																																									
RC		(00									()5								X	04	X	03	X	02	X ()1	0	0	(F	F	X				05				
z							0000						X o	111	X	0	000		X				0	010											0000						
LD_R1																																									
LD_RC					į																																				
SHL_Acc																																									
SHR_Acc																																									
Dec_RC																				1	1	1	i	1	1	1	1	i													
			Ī				1	1						1			1	1	1				1		1	Ţ	1							1	1	[
		ł																1				1	1				1						1								

7. Final Design (Example 1)

- **i** Please follow the following instructions to implement the Final Design (Example 1):
 - 1. Create a new Block Diagram/Schematic File in your "Lab7" project (File > New > Block Diagram/Schematic File).
 - 2. Connect the components as shown in the Figure and save file as "Lab7_example1.bdf":



800,0 ns

3. Set "Lab7_example1.bdf" as the top-level entity. You can do this by right-clicking on





Simulation results for the average of 1, 2, 5, and 8. The result is 4.

i

1.0 us

8. Final Design (Example 2)

- **i** Please follow the following instructions to implement the Final Design (Example 2):
 - 1. Create a new Block Diagram/Schematic File in your "Lab7" project (File > New > Block Diagram/Schematic File).
 - 2. Connect the components as shown in the Figure and save file as "Lab7_example2.bdf":



3. Set "Lab7_example2.bdf" as the top-level entity. You can do this by right-clicking on



i



Simulation results for I = 5 and x = 1. Result equals 6 after the for loop completes its iterations.

1.0 us