LAB 6 TUTORIAL

VHDL FOR SEQUENTIAL CIRCUITS: IMPLEMENTING A CUSTOMIZED STATE MACHINE

OVERVIEW

i In this lab we will design a finite state machine that cycles through the individual digits of your student ID using the assigned state diagram below.

Each state of the assigned state diagram corresponds to a digit of your student ID. I will use my student ID as an example: 500414487

State 0: 5 State 1: 0 State 2: 0 State 3: 4 State 4: 1 State 5: 4 State 5: 4 State 6: 4 State 7: 8 State 8: 7



PROCEDURE

- **I** Please follow the following instructions to implement Lab 6:
 - 1. Create a new folder "Lab6" in your "BME328" folder.
 - 2. Open the Quartus II software, and using the new project wizard, create a new project "Lab6" in your "Lab6" folder.

MAKE SURE THAT YOU CHOOSE THE "EP2C35F672C6" DEVICE IN THE PROJECT WIZARD.

- 3. Create a new VHDL file in your "Lab6.vhd" project (File > New > VHDL File).
- 4. Type the following in the Text Editor and save file as "Lab6.vhd". Remember to modified your file according to your student ID.

BME 328 - DIGITAL SYSTEMS (FALL 2020)

```
1 library ieee;
2 use ieee.std_logic_1164.all;
 3
       entity Lab6 is
 4
 5
           port (
                 Clock, Resetn : in std_logic;

data_in : in std_logic;

student_id : out std_logic_vector(3_downto_0);

current_state : out std_logic_vector(3_downto_0);
 6
 7
 8
 g
10
                  ):
11
      end Lab6;
12
       architecture Behavior of Lab6 is
13
           type state_type
signal y:
--signal control_signa
                                                           is (s0, s1, s2, s3, s4, s5, s6, s7);
14
15
                                                          state_type;
                                                          std_logic_vector(9 downto 0);
                             control_signal:
16
17
           begin
                 process (Clock, Resetn)
18
                  begin
if (Resetn - '0') then
19
20
21
                       y <= s0;
elsif (Clock'EVENT and Clock = '1') then
22
23
                             case y is
24
                                 when s0 ->
                                        25
26
27
28
                                        end case;
29
30
                                   when s1 \rightarrow
                                        case data_in is
    when '0' -> y <= s6;
    when '1' -> y <= s2;</pre>
31
32
33
                                               when others \rightarrow y <-s1;
34
35
                                        end case;
36
                                   when s2 ->
                                        case data_in is
when '0' -> y <- s3;
when '1' -> y <- s6;
37
38
39
                                               when others -> y <- s2;
40
41
                                        end case;
42
                                    when s3 ->
                                        n s3 ->
case data_in is
when '0' -> y <- s3;
when '1' -> y <- s3;
when others -> y <- s3;
43
44
45
46
                                        end case;
47
48
                                    when s4 ->
                                        n s4 ->
case data_in is
when '0' -> y <- s5;
when '1' -> y <- s6;
when others -> y <- s4;
49
50
51
52
                                        end case;
53
54
                                    when s5 ->
                                        case data in is
when '0' -> y <- s2;
when '1' -> y <- s7;
55
56
57
58
                                              when others -> y <- s5;
59
                                         end case;
60
                                    when s6 ->
                                        m ab ->
case data_in is
when '0' -> y <= a6;
when '1' -> y <= a6;
when others -> y <= a6;</pre>
61
62
63
64
                                        end case;
65
66
                                   when s7 ->
```

CONTINUED ON NEXT PAGE

case data_in is when '0' 67 68 -> y <- s7; when '1' 69 when '1' \rightarrow y <- s3; when others \rightarrow y <- s7; 70 71 end case; end case; 72 73 end if: 74 end process; 75 76 process (y, data_in) 77 begin 78 case y is 79 when s0 -> student_id <= X"5"; 80 81 current_state <= X"0"; 82 when s1 -> 83 student id <= X"0"; current_state <= X"1"; 84 85 when s2 -> 86 student id <- X"0"; current_state <= X"2"; 87 88 when s3 -> student id <- X"4"; 89 current_state <= X"3"; 90 91 when s4 -> student id <- X"1"; 92 current_state <= X"4"; 93 94 when a5 -> 95 student_id <- X"4"; current_state <= X"5"; 96 97 when s6 -> 98 student id <- X"4"; 99 current_state <= X"6"; 100 when $a7 \rightarrow$ 101 student id <- X"8"; 102 current_state <= X"7"; 103 when others student_id <= X"E"; current_state <= X"E";</pre> 104 105 106 end case; end process; 107 end Behavior: 108 109

BME 328 - DIGITAL SYSTEMS (FALL 2020)

- 5. Set "Lab6.vhd" as the top-level entity. You can do this by right-clicking on "Lab6.vhd" in the "Files" section of the project navigator (located at the right of your Quartus II window) and selecting "Set at Top-Level Entity".
 - 6. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - Create a symbol for your "Lab6.vhd" file. You can do this by right clicking on "Mux2to1.vhd" in the "Files" section of the project navigator (located at the left of your Quartus II window) and selecting "Create Symbol Files for Current File".
 - 8. Create a new University Program VWF (File > New > University Program VWF).
 - 9. Simulate "Lab6.vhd" and make sure that your design functions correctly for all cases.
 - 10. Take screenshots of your code and your simulation results.

BME 328 - DIGITAL SYSTEMS (FALL 2020)



TES	ST 1
Data In Sequence	11001
Current State Sequence	S0 S1 S2 S3 S3 S3
Student ID Sequence	500444

	0 p os	s													4(0,00)ns											800	0n:	s				1	.0 us	
Clock Resetn data_in current_state student_id			0		1		2															3														
					1					1	1		1										T		T								1			

TES	ST 2
Data In Sequence	11101
Current State Sequence	S0 S1 S2 S6 S6 S6
Student ID Sequence	500444

	0 ps													4	100 ₁ 0	Dns													80	0,0i	ns					1.0 us
)S																																			
Clock		_	1	_	1		L		L			1	_				 L	_		_	L		L		L	_	L		_	L			<u> </u>	L	_	
Resetn																																				
data_in					1																															
current_state		0		х	1	Х	2	X									1					6		-	1											$ \rightarrow $
studient_id		5		X		0		X		 	 1	1					 	1		1		4		-	T		1	1	 			 	-	-	1	
		-	l	T	I	Ī					1	Ī					1	T	1	T				-	T		Ī							-	I	

BME 328 - DIGITAL SYSTEMS (FALL 2020)

TES	ST 3
Data In Sequence	0101
Current State Sequence	S0 S4 S6 S6 S6
Student ID Sequence	51444

	0 ps													40	10 ₁ 01	ns											8	800,	Ons						1.0 us
	DS						 															 		 		 							 	 	
Clock								_			L	_				_	 1			_	 1		 				_				L				
Resetn																																			
data_in																									T										
current_state		0		4																	 6										_				
studient_id		5		1	\rightarrow					 1	T										 4				T			1			-				
		I	Ţ					Ī	Ī	 Ī	T	-			Ī		T	T	T			-		Ī	T	T				[T	Ī			Ţ

TES	ST 4
Data In Sequence	000001
Current State Sequence	S0 S4 S5 S2 S3 S3 S3
Student ID Sequence	5140444

	ρps	3														4	100	0ns																1	800 ₁	Ons							1.0	us
	os J	_	_	_	_		_	_	_	_	 	_	_	_	_	_	_		_	_	_	 	_	_	_	_		_	_			_	_	_	_		_	_	_	_	_	_	_	
Clock Resetn				5-		_	_	 		_	 			 		_			1	-	_	 	J		_			1		-]	-	_			, 	-	-		 1		_	
data_in current_state	┢	0		x	4	x	5	 _	2	-x	 			 		Ļ			-			 		-			3			-	 			_				-	-		 			5
stud ent_id	C	5		X	1	Ż	4	 \subset	0	ΞX	 	1		 		-				_		 					4				 	T		_			-				 1			j

TES	ST 5
Data In Sequence	0010101
Current State Sequence	S0 S4 S5 S7 S7 S3 S3 S3
Student ID Sequence	51488444

0 ps											400	0ns														800,0)ns					1.	0 us
)S																																	
L_	Щ				Ш	L				<u> </u>			L											l								Ш	
0	X	4)	5	<u>x</u>	7															3													\square
5			4	χ	8															4													\square
																1		-											T				
	ρ ps ps 0 ps 0 0 5	ρps 28	ρps 25 	ρps 25 	ρps 25 	ρps 28 	ρps 25 	βps 25 	ρps 25 	ρps 25 	ρps 25 	ρps 400. 25 	ρps 400,0ns 25 	ρps 400,0ns 25 	ρps 400,0ns 25 	β ps 400,0 ns 25 	ρps 400,0ns	ρps 400,0ns 25 	β ps 400,0ns 25 	ρps 400,0ns 25 	ρps 400,0ns 25 	ρps 400,0ns	ρps 400,0ns	ρps 400,0ns 25 	ρps 400,0ns 25 	βps 400,0ns	β ps 400,0 ns 800,0 25	β ps 400,0ns 800,0ns 25	β ps 400,0ns 800,0ns 25	β ps 400,0ns 800,0ns 25	βps 400,0ns 800,0ns 25	βps 400,0ns 800,0ns 25	βps 400,0ns 800,0ns 1. 25