LAB 2 TUTORIAL FUNCTION IMPLEMENTATION AND MINIMIZATION

OVERVIEW

In this tutorial we will build on the circuit implemented in Lab 1 to:

 Design, build and test a logic function F1 using the Karnaugh map method. We are required to use only NAND gates (4012BP_5V components) and inverters (4009BCP_5V components).

F1 = (2, 7, 9, 12, 13, 14, 15).

- 2. The inputs to F1 are the outputs of the counter from the Lab1 circuit Q0, Q1, Q2, Q3.
- 3. We are required to use an LED with a resistor in series to show the output F1 for all conditions. (i.e. The net F1 should be 1 for values of Q3, Q2, Q1, Q0 corresponding to 2, 7, 9, 12, 13, 14, and 15; and 0 otherwise.

PRE-LAB

() Truth table for 2-input NAND.Y = AB $<math display="block"> \begin{array}{c|c} A & B & Y \\ \hline D & 0 & 1 \\ \hline 0 & 1 & 1 \\ 1 & 0 & 1 \\ \hline 1 & 1 & 0 \end{array}$

(a) Inverter using 2-input NAND. $I = A - D - Y = A - Y = \overline{A} - Y = \overline{A} = \overline{A} - \overline{A} - \overline{A} = \overline{A} - \overline{A} = \overline$

$$2 \qquad A \qquad Y = \overline{A} \qquad Y =$$

(3) 3-input NAND Using 2-input NANDS.

$$Y = \overline{ABC} = (\overline{AB})C = (\overline{\overline{AB}})C$$

not(NAND)
NAND.

$$a = D_{0} - D_{0} - r$$

2

(4) 2-input OR using 2-input NANDS.

$$Y = A + B$$
.
 $\overline{Y} = Y = A + B \longrightarrow Y = \overline{A \cdot B}$
NAND.



(5) $Z = F(A,B) = (A+B)\overline{AB}$

Using one 2-input DR, one 2-input AND, and one 2-input NAND:

$$A = D + B$$

$$B = D + B$$

$$A = D + B$$

$$A = A + B$$

$$A = A + B$$

$$A = A + B$$

(a) Using DALY NANDS.

$$\overline{Z} = (A + B) \overline{AB} \cdot \overline{\overline{Z}} = \overline{Z} = (\overline{A + B}) \overline{AB} = (\overline{A + B}) + \overline{\overline{AB}} = (\overline{A + B}) + \overline{\overline{AB}} = (\overline{A + B}) + AB = \overline{\overline{A} \cdot \overline{B}} + AB = (\overline{\overline{A + B}}) + AB = (\overline{\overline{A + B}}) + AB = \overline{\overline{A} \cdot \overline{\overline{B}}} + AB = (\overline{\overline{A + B}}) + (\overline{\overline{A + B}}) = (\overline{\overline{A + B}}) + (\overline{\overline{A + B}}) = (\overline{\overline{A + B}}) + (\overline{\overline{A + B}) + (\overline{\overline{A + B}}) + (\overline{\overline{$$



L

L

0

0

 $\begin{array}{ccc} Y & \amalg & XOR & Got \\ O & A \\ I & B \end{array}) Y . \end{array}$



8 k-Mop.

9392 01	200	01	11	10
00				\bigcirc
01			1	
11	(I	(1)	1	D
10		U		

Simplified Logic Equation:

$F_1 = \varphi_s \varphi_2 + \varphi_3$ (9) Convert to NAND (We can on 1y use	QIQO + Q3 Q and i e4-input NANDS lin	2 Q. Qo inverters this lab).
$F_1 = \overline{F_1} = \overline{\varphi_3 \varphi_2} + \overline{\varphi_3}$	$\overline{\varphi_1} \phi_0 + \phi_2 \phi_0$	$\varphi_1 \varphi_0 + \overline{\varphi_3} \overline{\varphi_2}$	Q. Q.
$= \begin{array}{c} \overline{\varphi_3} \overline{\varphi_2} & \overline{\varphi_3} \overline{\varphi_1} \overline{\varphi_0} \\ \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \\ \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \\ \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \\ \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \overline{\varphi_1} \\ \overline{\varphi_1} $	· @2 @, @0 .	φ3 φ2 φ1 Q0 NAND.	
_	NAND.		
$\begin{array}{c} \varphi_0 \\ \varphi_0 \\ \varphi_1 \\ \varphi_2 \\ \varphi_2 \\ \varphi_3 \\$		* Mate s You conn Un used infut fi	ure NAND NS to 5r.
	8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		

Additional Information:

Use the following Components to Implement in NE Multisim 14.2.



2 For NAND Gates Use 4012 BP-5V.



PROCEDURE

1. Schematic Design

I Please follow the following instructions to construct the circuit shown in Figure 1:

- 1. Create a new folder "Lab2" in your "BME328" folder.
- 2. Open NI Multisim 14.2.
- 3. From Multisim open your lab 1 design "Lab1.ms14".
- 4. Save a copy of "Lab1.ms14" as "Lab2.ms14" in your "Lab2" folder.
- 5. Modify "Lab2.ms14" as illustrated in Figure 1.



Figure 1

2. Simulations

- **i** Before we simulate, we need to label the nets that we wish to simulate. To label a net:
 - 1. Double click on each of the wires highlighted in Figure 2.
 - 2. Then change the "Preferred net name" field as illustrated in Figure 4 (i.e Vout555, etc...)

Save your design.



Figure 2

- **i** To simulate the design:
 - 1. Click on "Simulate" located at the top left of your Multisim window.
 - 2. Then click on "Analyses and Simulation."
 - 3. Follow steps 1 to 7 outlined in Figure 3 and Figure 4.
 - 4. Compare your results to Figure 5.

📓 lab2_draft1 - Multisim - [l	lab2_draft1]			- o ×
Eile Edit View Place	MCU Simulate Transfer Tools Reports	ptions <u>W</u> indow <u>H</u> elp		_ & ×
D 😂 🗳 🛄 🖨 🖪	X 🖻 🛍 🖌 🖓 🔛 🖽 🖬 💹	🖽 😳 🐜 🚭 In-Use List 🗸 🗸 126 + 42 126 + 🖉 🍖 ?		
+ ~ + K ⊅ 🖧 🛱	5 🛺 🎲 🗉 🖽 🕬 💻 Y 🕫 🏋 🖗	🐮 🖫 🖌 🕨 🖩 🖉 Transient 🛛 🖉 🔊 🐨 😰 🕼 🏟		
	B S B Comparing Point X Analyses and Simulation X X X Analyses and Simulation X X Active Analysis: 2 X X Interactive Simulation X X X DC Operating Point Analysis parameters Output Analysis aptions Summary AC Sweep Initial conditions: Determine automatically X DC Sweep Start time (TSTART): 0 s Single Frequency AC End time (TSTOP): 30 s Monte Carlo S Starting as small TMAX value will improve accuracy, however the simulation time step (TMAX): Determine automatically s Starting a small TMAX value will improve accuracy, however the simulation time step (TTSP): Determine automatically s	VDD 5.0V 401280-5V		
	Distortion Sensibility Worst Case Noise Figure Pole Zero Transfer Function Trace Width Batched User-Defined Reset to default		→ 3 3 3 3 3 3 3 3 3 3 3 3 3	
x Checking SPICE netlist	etlist for lab2_draft1 - July-13-20, 7:07:28 PM - t check completed, 0 error(s), 0 warning(s) ==	▶ <u>B</u> un Save Cancel Help		7-00 BM
↓ P Type here	to search	○ <u>≓ [∞] </u>	_ ™ €	● <i>信</i> : (^{1,1}) 7/13/20 見

Figure 3

MOUSA AL-QAWASMI

BME 328 - DIGITAL SYSTEMS (FALL 2020)



Figure 4

30

30



lab2_draft1

✓ V(vout555)

5

10

V(f1)

D(q0)

D(q1) D(q2)

D(q3)

6 5

4



15

Time (s)

20

25