Subject:
Code: Level: |
Computer Organization and Architecture COE 608 B.Eng. 3rd Year |
|
Electrical, Computer and Biomedical Engineering |
Home
|
Copyright statement: The following material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder. Copyright notice for the IEEE, ARM, Altera and Motorola related materials posted in this website: Personal use of these materials is for the students. However, permission to reprint/republish these materials for advertising or promotional purposes or for creating new collectiveworks for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE, ARM, Xilinx, Altera and Motorola. Please note: there
will be a penalty 5% per day for late submission of Labs
Altera
FPGA Cyclone-IV Details Quartus-II
Handbook-v1 Lab-1: Quartus-II Tutorial and VHDL Example (2% Weight) DE2-115
board pin assignment file Lab-3 Part-1: 32-bit ALU Design and Simulation (3% Weight) Lab-3 Part-2: 8-bit ALU Design Implementation and Testing (3% Weight) Lab-4 Part-a: Data Memory Module (2% Weight) Lab-4 Part-b: CPU Data Path Design (4% Weight)
CPU
Specification for Lab-4, Lab-5 Lab-5: CPU Control Unit Design (6% Weight) |