



Chapter 7


7.1.




7.3.




7.4.




7.5.




7.6.



S	R	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	0



7.8.



```

7.10.  LIBRARY ieee ;
        USE ieee.std_logic_1164.all ;

        ENTITY prob7_10 IS
            PORT ( T, Resetn, Clock : IN  STD_LOGIC ;
                  Q                 : OUT STD_LOGIC ) ;
        END prob7_10 ;

        ARCHITECTURE Behavior OF prob7_10 IS
            SIGNAL Qint : STD_LOGIC ;
        BEGIN
            PROCESS ( Resetn, Clock )
            BEGIN
                IF Resetn = '0' THEN
                    Qint <= '0' ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    IF T = '1' THEN
                        Qint <= NOT Qint ;
                    ELSE
                        Qint <= Qint ;
                    END IF ;
                END IF ;
            END PROCESS ;
            Q <= Qint ;
        END Behavior ;
  
```



```

7.11.  LIBRARY ieee ;
        USE ieee.std_logic_1164.all ;


        ENTITY prob7_11 IS
            PORT ( J, K, Resetn, Clock : IN  STD_LOGIC ;
                  Q                     : OUT STD_LOGIC ) ;
        END prob7_11 ;

        ARCHITECTURE Behavior OF prob7_11 IS
            SIGNAL Qint : STD_LOGIC ;
        BEGIN
            PROCESS ( Resetn, Clock )
            BEGIN
                IF Resetn = '0' THEN
                    Qint <= '0' ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    Qint <= ( J AND NOT Qint ) OR ( NOT K AND Qint ) ;
                END IF ;
            END PROCESS ;
            Q <= Qint ;
        END Behavior ;

```



7.15.



```

7.21.  LIBRARY ieee ;
        USE ieee.std_logic_1164.all ;
        USE ieee.std_logic_unsigned.all ;

        ENTITY prob7_21 IS
            PORT ( R           : IN          STD_LOGIC_VECTOR(23 DOWNT0 0) ;
                  Clock, Resetn, L, U : IN          STD_LOGIC ;
                  Q             : BUFFER STD_LOGIC_VECTOR(23 DOWNT0 0) ) ;
        END prob7_21 ;

```

```

        ARCHITECTURE Behavior OF prob7_21 IS
        BEGIN
            PROCESS ( Clock, Resetn )
            BEGIN
                IF Resetn = '0' THEN
                    Q <= (OTHERS => '0') ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    IF L = '1' THEN
                        Q <= R ;
                    ELSIF U = '1' THEN
                        Q <= Q+1 ;
                    ELSE
                        Q <= Q-1 ;
                    END IF ;
                END IF ;
            END PROCESS ;
        END Behavior ;

```

```

7.26.  LIBRARY ieee ;
        USE ieee.std_logic_1164.all ;

        ENTITY prob7_26 IS
            PORT ( Clock, Resetn : IN          STD_LOGIC ;
                  Q              : BUFFER STD_LOGIC_VECTOR(0 TO 7) ) ;
        END prob7_26 ;

```

```

        ARCHITECTURE Behavior OF prob7_26 IS
        BEGIN
            PROCESS ( Clock, Resetn )
            BEGIN
                IF Resetn = '0' THEN
                    Q <= "00000000" ;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                    Q <= (NOT Q(7)) & Q(0 TO 6) ;
                END IF ;
            END PROCESS ;
        END Behavior ;

```


7.35.

