


1. In the circuit below:

- a) Is the design a MOORE or Mealy Model
- b) Drive the state table assuming the states are: $S_0=00$, $S_1=01$, $S_2=10$, $S_3=11$
- c) Draw the state diagram showing the state, input and output.



② Mealy design

Name: _____


Section: _____

$$T_0 = X \oplus \overline{Q_0}$$

$$Z = X \cdot Q_0 \cdot Q_1$$

$$T_1 = \overline{Q_0} \cdot \overline{Q_1} = Q_0 + Q_1$$

p. state $Q_1 Q_0$	N. state				N. state				Z	
	$X=0$		$X=1$		$X=0$		$X=1$		$X=0$	$X=1$
S_0 00	0	1	0	1	0	0	0	0	0	0
S_1 01	1	0	1	1	1	1	1	0	0	0
S_2 10	1	1	0	1	1	0	0	0	0	0
S_3 11	1	0	0	1	1	1	0	0	0	1



Name: _____

Section: _____

2. Given is the following timing diagram, clock signal, and input waveforms:


a) Derive the state-assigned table.

b) Draw the state diagram


c) Drive the circuit that implement the FSM

(??marks)

(?? marks)



y ₁ y ₀	X=0	X=1
	D ₁ D ₀	D ₁ D ₀
s0 00	00	01
s1 01	00	10
s2 10	00	10




Name: _____

Section: _____


$$\phi_0 = \bar{y}_1 \cdot \bar{y}_0 \cdot X$$

$$\phi_1 = X (\bar{y}_1 \cdot y_0 + y_1 \cdot \bar{y}_0)$$



3. Following circuit is a counter

a) Complete the timing diagram of the counter starting from $Q_2Q_1Q_0 = 000$




0 → 1 → 2 → 7

Name: _____

Section: _____

b) Change the design of the counter to a modulo-59 counter.



$$59 = 32 + 16 + 8 + 3$$

$$111011$$