

Synchronous Sequential Circuits

Logic Circuits:

- **Combinational:**
Multiplexers, Decoders,..
- **Sequential:**
 - **Synchronous:**
1-Moore
2-Mealy
 - **Asynchronous**


©N. Mekhiel

Structure of Sequential Circuits

Next state = $f(\text{present state}, \text{inputs})$

Output = $f(\text{present state}, \text{inputs})$ for Mealy

Output = $f(\text{present state})$ for Moore




Structure of Sequential Circuits

Design Steps of Sequential Circuits

- **1-State Diagram**

Describes the behavior of sequential circuit:
For a given present state, and inputs it gives
next state and outputs

Example: Generate output=1 if $w=1$ for two
consecutive times (clock edge)



- **2-State Table**

All states encoded by number of F-F= $\log_2 n$
where n=number of states.

Need 2 F-F for 3 states


present state Q1Q0	next state w=0 D1D0	next state w=1 D1D0	output Z
S0=00	S0=00	S1= 01	0
S1=01	S0=00	S2= 10	0
S2=10	S0=00	S2= 10	1
S3=11	SD	SD	D

©N. Mekhiel


• 3-Implementation

$$D_0 = \overline{Q}_1 \cdot \overline{Q}_0 \cdot w, D_1 = \overline{Q}_1 \cdot Q_0 \cdot w + Q_1 \cdot \overline{Q}_0 \cdot w,$$

$$Z = Q_1 \cdot \overline{Q}_0$$




Timing Diagram



©N. Mekhiel

Example

Design a FSM (Finite State Machine) to swap the content of R1, R2




Example: State Table

present state y1y0	next state w=0 Y1Y0	next state w=1 Y1Y0	outputs R1,R2,R3
S0=00	S0=00	S1= 01	
S1=01	S2=10	S2= 10	R3in,R1ou
S2=10	S3=11	S3= 11	R1in,R2ou
S3=11	S0=00	S0=00	R2in,R3ou

©N. Mekhiel

Example: Implementation



©N. Mekhiel

State Assignment

Assigning values to each state could affect cost of implementation.

If we assign $S_0=00$, $S_1=01$, $S_2=11$ might optimize the cost of implementation.

ONE-HOT Encoding:

Each state uses a F-F

S_0, S_1, S_2, S_3 will use 4 F-F as

$S_0=0001$, $S_1=0010$, $S_2 = 0100$, $S_3=1000$

Cost more F-F but reduces complexity of combinational circuit

present state $y_4y_3y_2y_1$	next state $w=0$ $\text{Y}_4\text{Y}_3\text{Y}_2\text{Y}_1$	next state $w=1$ $\text{Y}_4\text{Y}_3\text{Y}_2\text{Y}_1$	outputs $R_1, R_2,$
$S_0=0001$	$S_0=0001$	$S_1=0010$	
$S_1=0010$	$S_2=0100$	$S_2= 0100$	$R_{3\text{in}}, R_1$
$S_2=0100$	$S_3=1000$	$S_3= 1000$	$R_{1\text{in}}, R_2$
$S_3=1000$	$S_0=0001$	$S_0=0001$	$R_{2\text{in}}, R_3$

$$Y_1 = y_4 + !w.y_1, Y_2=w.y_1, Y_3= y_2, Y_4=y_3$$

$$R_{2\text{out}}, R_{1\text{in}}= y_3$$

©N. Mekhiel

Mealy State Machine


The output is generated from present state and inputs

Does not need to wait for next state (faster)


Less reliable (output changes as input changes)

Example: Design a Mealy FSM that detects sequence of w=1,1 and generates Z=1 when it occurs.

©N. Mekhiel



State Machine for Mealy




present state Q0	next state w=0 D0	next state w=1 D0	output Z when w=0,1
S0=0	S0=0	S1= 1	0, 0
S1=1	S0=0	S1= 1	0, 1

$$D0 = w \cdot (!Q0 + Q0) = w, \quad Z = w \cdot Q0$$

©N. Mekhiel

Design a Mealy FSM to swap content of two registers



©N. Mekhiel

present state Q1Q0	next state w=0 D1D0	next state w=1 D1D0	outputs w=0,1
S0=00 S1=01 S2=10	S0=00 S2=10 S0=00	S1= 01 S2= 10 S0= 00	0, R3in, R1in, R2in, R3out

D0= w.!Q1.!Q0

D1=!Q1.Q0

R3in=R1out=w.!Q1.!Q0

R1in=R2out=!Q1.Q0

R2in=R3out= Q1.!Q0

©N. Mekhiel

Moore FSM VHDL Code for detecting w=1,1 sequence

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY moore IS
PORT( Clock,Resetn,w    : IN STD_LOGIC;
      Z     : OUT STD_LOGIC );
END moore;

ARCHITECTURE Behavior OF moore IS
TYPE State_type IS (A,B,C);
SIGNAL y: State_type;
BEGIN
PROCESS(Resetn, Clock)
BEGIN
  IF Resetn = '0' THEN
    y<=A;
  ELSEIF (Clock'EVENT AND Clock = '1') THEN
    -- Add logic here to update state based on w value
  END IF;
END PROCESS;
END;
```

```

CASE y IS
    WHEN A =>
        IF w='0' THEN
            y<=A;
        ELSE
            y<=B;
        END IF;
    WHEN B =>
        IF w='0' THEN
            y<=A;
        ELSE
            y<=C;
        END IF;
    WHEN C =>
        IF w='0' THEN
            y<=A;
        ELSE
            y<=C;
        END IF;
    END CASE;
ENDIF;
END PROCESS;
z<= '1' WHEN y=C ELSE '0';
END Behavior;

```

©N. Mekhiel

Mealy FSM VHDL Code for detecting w=1,1 sequence

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mealy IS
PORT( Clock,Resetn,w    : IN STD_LOGIC;
      Z     : OUT STD_LOGIC );
END mealy;

ARCHITECTURE Behavior OF mealy IS
TYPE State_type IS (A,B);
SIGNAL y: State_type;
BEGIN
PROCESS(Resetn, Clock)
BEGIN
  IF Resetn = '0' THEN
    y<=A;
  ELSEIF (Clock'EVENT AND Clock = '1') THEN
    -- Add logic here to detect w=1,1 sequence
  END IF;
END PROCESS;
END;
```


```
CASE y IS
    WHEN A =>
        IF w='0' THEN y<=A;
        ELSE y<=B;
        END IF;
    WHEN B =>
        IF w='0' THEN y<=A;
        ELSE y<=B;
        END IF;
    END CASE;
ENDIF;
END PROCESS;
PROCESS(y,w)
BEGIN
    CASE y IS
        WHEN A =>
            z<='0';
        WHEN B=>
            z<= w;
    END CASE
END PROCESS
END Behavior;
```

Sequence Detector

Example: Design a sequence detector for:

1- If X is 0101 make $Z_2Z_1=01$

2-If $X=1110$ make $Z_2Z_1=10$



State Minimization

Concept: Any two states are equivalent if for all possible inputs, they produce the same sequence.

Partitioning for state Minimization

- Partition states into blocks, each block contains equivalent states
- Partition each block to subblocks based on the successor states if they are found in different blocks
- Partition ends when new partition is the same as previous.
- At the end of partition, all states in any one block are equivalent

©N. Mekhiel

State Minimization Example

present state	next state $w=0$	next state $w=1$	output Z
A	B	C	1
B	D	F	1
C	F	E	0
D	B	G	1
E	F	C	0
F	E	D	0
G	F	G	0

©N. Mekhiel

Partition#1: {A,B,C,D,E,F,G} one block

Partition#2	Z=1 {A,B,D}	Z=0 {C,E,F,G}
Partition#3	w=0 w=1 {B,D,B}, {C,F,G}	w=0 w=1 {F,F,E,F}, {ECDG} D not

Partition#4	$\{A, B, D\}$, $w=0 \quad w=1$ $\{B, D, B\}$, $\{C, F, G\}$	$\{C, E, G\}$, $\{F\}$ $w=0 \quad w=1$ ----- ----- - -
-------------	---	---

F not in same block

Partition#5 {A,D}, {B}, {C,E,G}{F}
w=0, 1

Partition#5 is the same as Partition #4

$$A=D, \quad C=E=G$$

©N. Mekhiel

Incompletely Specified FSM

present state	next state $w=0$	next state $w=1$	output $w=0$ $w=1$
A	B	C	0 0
B	D	-	0 -
C	F	E	0 1
D	B	G	0 0
E	F	C	0 1
F	E	D	0 1
G	F	-	0 -

©N. Mekhiel

Assume Z=0 for all unspecified outputs

Partition#1: {A,B,C,D,E,F,G} one block

Partition#2	Z=1 {C,E,F}	Z=0 {A,B,D,G}
-------------	--------------------	----------------------

Partition#3	w=0	w=1	w=0	w=1
	{F,F,E}, {E,C,D}		{B,D,B,F}, {C,-,G,-}	
	D		F	G n

Partition#4	$\{\text{CE}\}, \{\text{F}\}$	$\{\text{A}, \text{B}\}, \{\text{D}\}, \{\text{G}\}$
	0 1	0
	$\{\text{F}, \text{F}\} \{\text{EC}\}$	$\{\text{BD}\}$

Partition#5 C,E}{F}{A}{B}{D}{G}

Partition#5=Partition#6 then C=E Only 6 states

©N. Mekhiel

Assume Z=1 for all unspecified outputs

Partition#1: {A,B,C,D,E,F,G} one block

Partition#2	Z=1 {B,C,E,F,G}	Z=0 {A,D}
Partition#3	w=0 {D,F,F,E,F}, {-,E,C,D-} D	w=0 {B,,B}, {C,E} D not in smem

Partition#4	$\{B\}\{CEG\}, \{F\},$ 0 1 $\{F, F, F\}\{EC-\}$ - make it C	$\{A, D\}$ 0 1 $\{B, B\}\{C, E\}$
-------------	---	--

Partition#5 =Partition#4 and C=E=G also A=D Four st

©N. Mekhiel