## BME 328 Lab4

### Lab 4 - Adder and Subtractor Unit

15 Marks (2 weeks) Due Date: Week 8

#### 1 **Objectives**

- To design and build a 4-bit Adder/Subtractor unit (ASU) using an Altera CPLD chip.
- To design the Adder/Subtractor unit that multiplexes add and subtract operations with a common Cin input.
- To implement the 4-bit ASU using VHDL coding.
- To design a Combinational Circuit that takes the decoded output of ASU as input. This Combinational Circuit will have the design logic to output individual digits of the Student Identification number of the student performing laboratory work (use tutorials in course website to set up pin assignments).

### 2 Pre-Lab Preparation

- Modify the VHDL code from Figure 5.28 (see course text) to implement the ASU represented in Figure 5.13 (see course textbook). Create a file ASU.vhd to accomplish this task. Note: change ieee.std\_logic\_signed.all to ieee.std\_logic\_unsigned.all.
- 2. Copy the code that implements a 4 bit-to-7-segment converter from Figure 6.47 (course textbook) into a file *sseg.vhd*.
- 3. Modify the code in file *sseg.vhd* to represent the sequence **0-F** on a seven segment display. It must also be able to show the sign (-) in case of negative numbers.
- 4. Minimize the logic expressions for your customized L3, L2, L1 and L0 -signals. These minimized logic expressions are to be implemented as outputs of the combinational circuit C in Figure 2 (shown below).
- 5. Create a new VHDL file *C.vhd* to implement the minimized logic expressions for the L3, L2, L1 and L0 signals that correspond to a 4-bit representation of your student identification number. The minimized logic expressions for these signals can be generated using K-Maps and converting each of the resulting expressions to VHDL code.
- 6. Using the Functional Simulator (waveforms), verify the circuit described by the VHDL file obtained in step 3. By setting values for X3, X2, X1, X0, Y3, Y2, Y1, Y0 and Cin, observe the following signals: S3, S2, S1, S0 and Cout. The magnitude (decimal representation) S3, S2, S1, S0 of the sum must be displayed using the Right Seven-Segment display. The sign of the sum must be displayed using the Left Seven-Segment Display (See Figure 1). This ensures that two displays will show the **signed sum**.

# 1. Adder-Subtractor Decoded Outputs – Assignment Exercises Fig1

S	Ex.1	Ex.2	Ex.3	Ex.4	Ex.5	Ex.6	Ex.7			
2 1 0	A B C D	A B C D	A B C D	A B C D	A B C D	A B C D	A B C D			
0 0 0	1 0 0 0	0 1 1 0	0 0 1 1	1 1 0 1	0 1 0 1	1 0 0 1	0 1 1 1			
0 0 1	1 1 1 0	0 1 1 1	1 1 1 1	1  1  1  1	0 0 0 1	1 0 0 1	0 1 1 1			
0 1 1	1 1 1 0	1 0 0 1	1 1 1 0	0 1 1 1	1  0  1  1	0 0 0 0	1 1 0 1			
1 1 1	0 0 1 1	1 1 0 0	1 0 1 1	1 1 0 0	0 1 1 0	0 1 0 1	1 0 1 0			
1 1 0	0 0 0 0	0 1 0 1	1 1 0 1	0 0 0 0	0 1 1 1	1 1 1 1	1 0 1 0			
1 0 0	0 0 1 1	1 1 0 1	0 0 0 0	1 0 0 1	0 1 1 0	1 1 1 1	0 0 0 0			

S	Ex.8	Ex.9	Ex.10	Ex.11	Ex.12	Ex.13	Ex.14			
2 1 0	A B C D	A B C D	A B C D	A B C D A	A B C D	A B C D	A B C D			
0 0 0	1 1 1 0	0 1 1 1	1 1 1 1	1 1 1 1 0	0 0 1	1 0 0 1	0 1 1 1			
0 0 1	0 0 1 1	1 1 0 0	1 0 1 1	1 1 0 0 0	) 1 1 0	0 1 0 1	1 0 1 0			
0 1 1	1 0 0 0	0 1 1 0	0 0 1 1	1  1  0  1  0	0 1 0 1	1 0 0 1	0 1 1 1			
1 1 1	0 0 0 0	0 1 0 1	1 1 0 1	0 0 0 0 0	) 1 1 1	1 1 1 1	1 0 1 0			
1 1 0	0 0 1 1	1 1 0 1	0 0 0 0	1 0 0 0 0	) 1 1 0	1 1 1 1	0 0 0 0			
1 0 0	1 1 1 0	1 0 0 1	1 1 1 0	0 1 1 1 1	0 1 1	0 0 0 0	1 1 0 1			

S	5		Ex.15 Ex.16						Ex.17				Ex.18					Ex	.19			Ex	x.20	Ex.21					
2 1	1	0	Α	В	С	D	А	В	C D	)	А	В	С	D	А	В	С	D	А	В	С	D	Α	В	C D	Α	В	С	D
0 0	0	0	1	1	1	0	1	0	0 1		1	1	1	0	0	1	1	1	1	0	1	1	0	0	0 0	1	1	0	1
0 0	0	1	1	0	0	0	0	1	1 0		0	0	1	1	1	1	0	1	0	1	0	1	1	0	0 1	0	1	1	1
0 1	1	1	0	0	1	1	1	1	0 0		1	0	1	1	1	1	0	0	0	1	1	0	0	1	0 1	1	0	1	0
1 1	1	1	1	1	1	0	0	1	1 1		1	1	1	1	1	1	1	1	0	0	0	1	1	0	0 1	0	1	1	1
1 1	1	0	0	0	1	1	1	1	0 1		0	0	0	0	1	0	0	1	0	1	1	0	1	1	1 1	0	0	0	0
1 0	0	0	0	0	0	0	0	1	0 1		1	1	0	1	0	0	0	0	0	1	1	1	1	1	1 1	1	0	1	0

### 2 Laboratory Work

The procedure is divided into two parts:

### <u>Part A.</u>

- 1. This part must be completed during the week 1 of this lab experiment.
- 2. Compile your modified 4-bit Adder/Subtractor unit (**ASU**) file *ASU.vhd* and create a symbol file *ASU.bsf*
- 3. Compile your seven segment code *sseg.vhd* as a separate project and create a symbol file *sseg.bsf*
- 4. Start a new Project **CombinedASU1** and create a block schematic file *CombineASU1.bdf*.
- 5. Import the symbols ASU and sseg into the block schematic file CombinedASU1.bdf.
- 6. Complete the wiring and pin assignments by following the connections described in the Figure 1 (Typical Schematic generated using Quartus II depicted in ).
- 7. Assign the following signals to the dedicated I/O-pins of the Altera Cyclone-II EP2C35F672C6 FPGA on the prototype board (see Table 1 and Fig.1), using either Pin Assignment menu (Use Pin Assignment Manual on the course website)
  - a. X3, X2, X1, X0, Y3, Y2, Y1, Y0 to SW7, SW6, ..., SW1, SW0
  - b. Cin to pushbutton [0]
  - c. S3, S2, S1, S0, Cout to the Right/Left Seven-Segment Displays, LEDR0 respectively.
  - Note: 1. All the LEDs are of common anode type (active LOW)
    - 2. All the 7-segment displays are of common cathode type (active HIGH)
- 8. Recompile the design and implement/program it into the Cyclone- II EP2C35F672C6 FPGA. Note: before programming double-check (a) and (b). Incorrect pin assignment can result in failure of the Cyclone-II EP2C35F672C6 FPGA.
- 9. Install jumpers to the prototype board in order to connect I/O pins of the Cyclone- II EP2C35F672C6 FPGA to switches and LEDs.
- 10. Test your design and demonstrate the results on the FPGA board to your lab instructor. Note ; the maximum number of ASU results should be 9.



Figure 1. Block Diagram for PART A implementation

## <u>Part B.</u>

- 2. This part must be completed during the week 2 of this lab experiment.
- 3. Use the assigned function from Fig1
- 4. Compile your customized Combinatorial Unit C.vhd and create a symbol file c.bsf
- 5. Start a new Project **CombinedASU2** and create a block schematic file *CombineASU2.bdf*.



- 5. Import the symbols **ASU**, **combinatorial** and **sseg** (refer Part A) into the block schematic file *CombinedASU2.bdf*.
- 6. Complete the wiring and pin assignments by following the connections described in the Figure 2 (Typical Schematic generated using Quartus II depicted in ).
- 7. Repeat the steps **7-10** from **Part A**.



Figure 3. Typical Block schematic for PART A & B implementation using Quartus II