Lab 6 - VHDL for Sequential Circuits: Implementing a customized State Machine

15 Marks (1 week) Due Date: Week 10

1 **Objectives**

- To simulate and verify the operation of a sequential circuit.
- To design a finite state machine (FSM) that cycles through the individual digits of your student ID using the assigned state diagrams.
- To learn the difference between Mealy and Moore machines and express the FSMs with different state assignments.

2 Pre-Lab Preparation

- 1. You will be assigned one of the state machines described by the state diagrams shown in Figure 1.
- 2. Your implementation will either be a Mealy or Moore state machine as assigned by your lab instructor. Produce a state table and state-assigned table for your customized state machine.
- 3. Design the logic equations for each of the Flip-Flop inputs described in Figure 2.
- 4. Draw the logic diagram either as Mealy or Moore state machine for your circuit (depending on the assignment by your lab instructor.)
- 5. Create a file *lab6.vhd* to program the Cyclone- II EP2C35F672C6 FPGA (Hint: Use any of the methods represented in Figures 8.29, 8.33, or 8.35 of the text book).

3 Laboratory Work

- 1. Create the subdirectory *lab6* in your work directory, and copy the file *lab6.vhd* to the subdirectory.
- 2. Modify and compile your design (Figures 3 and 4).
- Assign all Input (Output) signals to any dedicated Input (Output) pins of the Cyclone- II EP2C35F672C6 FPGA on the prototype board (see Pin Assignment Tables in Lab3). Recompile your design.

NOTE:

a. All the LEDs are active **HIGH**. (NOTE: This means high logic level will turn the LED's on).

b.All the 7-segment displays are active LOW (**NOTE:** This means low logic level will turn the 7-segment on).

c.The **resetn** signal must be assigned to the push button switch (PIN_G6) of the Cyclone- II EP2C35F672C6. There are four red buttons on the prototype board. Pin 1 is connected to the first button starting from the top.

d.The **clk** signal must be assigned to the Clock Input (Toggle_Switch) of the Cyclone-II EP2C35F672C6 FPGA.

e.The **data_in** signal can be assigned to the any available Switch (ex. PIN_N25).

6. Implement/program your design into the Cyclone® II 2C35 FPGA.

Figure 1 State Diagram Assignments

Example 3

























Figure 2 Finite State Machine

```
library ieee;
use ieee.std logic 1164.all;
entity machine is
    port
    (
        clk : in std logic;
        data in : in std logic;
        reset : in std logic;
                             std logic vector (3
        student id : out
downto 0);
        current_state: out std_logic_vector(3
DOWNTO ()
    );
end entity;
architecture fsm of machine is
    -- Build an enumerated type with 9 states for
the state machine ( 9 states for parsing 9 digits of
student id)
    type state type is (s0, s1, s2, s3, s4, s5, s6,
s7, s8);
    -- Register to hold the current state
    signal yfsm : state type;
begin
    process (clk, reset)
    begin
        if reset = '1' then
            vfsm \leq s0;
        elsif (clk'EVENT AND clk = '1') then
            -- Determine the next state
synchronously, based on
            -- the current state and the input
            case yfsm is
                 when s0=>
                 when s1=>
                 when s2=>
                 . . . . . . . . . .
                 . . . . . . . . . .
                 . . . . . . . . . .
                 when s8=>
            end case;
        end if;
    end process;
    -- Implement the Moore or Mealy logic here
    process (yfsm, data in) -- data in if reqd only
    begin
        case yfsm is
            when s0=>
                . . . . . . . . . . .
            when s1=>
                . . . . . . . . . .
            when s2=>
             . . . . . . . . . .
            when s8=>
        end case; end process;
```

Figure 3 VHDL Code Template

An example of the connections in the block diagram is represented in Figure 5



Figure 4 Block Diagram for FSM